Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - Quartus II 7

Search list

[VHDL-FPGA-Verilog] quartus II中文用户教程(英文版的完全翻译）

Description: quartus II中文用户教程(英文版的完全翻译）,和一切爱好可编程器件的同仁共勉之-Quartus II Chinese user guide (English version of the full translation) love and all programmable devices colleagues share Zhi
Platform: | Size: 844800 | Author: 田晶昌 | Hits:

[Software Engineering] intro_to_quartus2_v6.0_chinese

Description: quartus II 6.0 中文使用手册 intro_to_quartus2_chinese-Chinese quartus II 6.0 manual intro_to_quartus2_ english
Platform: | Size: 2068480 | Author: yysh | Hits:

[VHDL-FPGA-Verilog] altera_lcd_controller

Description: quartus II-sopc builder avalon总线LCD控制IPCORE-quartus II-sopc builder avalon Bus LCD controller IP CORE
Platform: | Size: 26624 | Author: 张建 | Hits:

[Books] Quartus-guide

Description: quartus的教程，是初学者使用FPGA的好老师，介绍了quartus的使用方法，并且有例子-quartus curricula, the use of FPGA beginners is a good teacher. quartus introduced the use, and is an example
Platform: | Size: 1183744 | Author: mh | Hits:

[Software Engineering] AlteraQuartusI7.2

Description: Altera Quartus Ii 7.2 实用指南-Altera Quartus Ii 7.2 实用??南
Platform: | Size: 334848 | Author: xiyt | Hits:

[Other] forpof

Description: quartus2 7.1 版本的license,FPGA开发工具的授权文件-quartus2 7.1 version of the license, FPGA development tools authorization documents
Platform: | Size: 347136 | Author: shushu | Hits:

[VHDL-FPGA-Verilog] Des2Sim

Description: 本文介绍了一个使用 VHDL 描述计数器的设计、综合、仿真的全过程，作为我这一段 时间自学 FPGA/CPLD 的总结，如果有什么不正确的地方，敬请各位不幸看到这篇文章的 大侠们指正，在此表示感谢。当然，这是一个非常简单的时序逻辑电路实例，主要是详细 描述了一些软件的使用方法。文章中涉及的软件有Synplicity 公司出品的Synplify Pro 7.7.1； Altera 公司出品的 Quartus II 4.2；Mentor Graphics 公司出品的 ModelSim SE 6.0。 -This article describes a VHDL description of the use of counter design, synthesis, simulation of the entire process, this time as my self-FPGA/CPLD summary, if what has not the right place, please see this article that, unfortunately, the heroes They correct me, wish to express my gratitude. Of course, this is a very simple example of sequential logic circuit is mainly a detailed description of a number of software usage. Article involved in the software company has produced Synplicity
Platform: | Size: 1945600 | Author: 黄鹏曾 | Hits:

[VHDL-FPGA-Verilog] Crack

Description: quartus ii 7.1 7.0crack
Platform: | Size: 583680 | Author: lmn3951 | Hits:

[Other] Crack_QII72

Description: QUARTUS-7.2的破解软件，可以破解QUARTUS-7.2，能用到2034年。-The crack QUARTUS-7.2 software, can crack QUARTUS-7.2, can be used to in 2034.
Platform: | Size: 337920 | Author: 苏洲 | Hits:

[Books] AnExperimentOfDE2_70

Description: 本文介绍的是一个具体的例子，给出了借助QUARTUS II 7.2和Nios II 7.2 IDE实现跑马灯实验的整个流程。-This article describes a specific example given by QUARTUS II 7.2 and Nios II 7.2 IDE Marquee experimental realization of the entire process.
Platform: | Size: 1060864 | Author: Wuxinmin | Hits:

[VHDL-FPGA-Verilog] newvhdl

Description: 在 Quartus II 7.1平台下，用VLDL写的一个计时器的程序-a timer written in VLDL in Quartus II 7.1 platform
Platform: | Size: 72704 | Author: xwl | Hits:

[SCM] 16bit_display8bitLED

Description: Abstract七段显示器在DE2可当成Verilog的console，做为16进位的输出结果。Introduction使用环境：Quartus II 7.2 SP1 + DE2(Cyclone II EP2C35F627C6)简单的使用switch当成2进位输入，并用8位数的七段显示器显示16进位的结果。-Abstract Seven-Segment Display as Verilog to DE2 at the console, as 16 of the output binary. Introduction to use the environment: Quartus II 7.2 SP1+ DE2 (Cyclone II EP2C35F627C6) the use of a simple switch as a binary input 2, and paragraph 8-digit binary display 16 results.
Platform: | Size: 7168 | Author: 王媛媛 | Hits:

[VHDL-FPGA-Verilog] Quartus_II_7.0

Description: Quartus II 7.0工程修复大法。修复不能打开的工程。有人在7.2的软件下用本方法也成功修复。 他是修复这个错误： Error: Can t open project -- you do not have permission to write to all the files or create new files in the project s database directory-Quartus II 7.0 Dafa repair works. Restoration projects can not be opened. It was under the 7.2 software has successfully used this method to repair. He was to repair this error: Error: Can' t open project- you do not have permission to write to all the files or create new files in the project' s database directory
Platform: | Size: 543744 | Author: gan | Hits:

[Other] Crack_QII70

Description: Quartus II 7.0 crack
Platform: | Size: 6144 | Author: Sealet | Hits:

[VHDL-FPGA-Verilog] fpga-pwm

Description: 用verilog 语言写的FPGA子程序，环境是quartus II 7.2 已经在EP1C6Q240上测试过，源码包含仿真文件和仿真结果，本程序可以直接嵌入做子程序使用。-FPGA with the verilog language written subroutines, the environment is quartus II 7.2 has been tested on EP1C6Q240, source code contains the simulation files and simulation results, this procedure can be embedded directly used to do routines.
Platform: | Size: 1163264 | Author: 黄家武 | Hits:

[VHDL-FPGA-Verilog] sopcIIC

Description: 该例子是基于sopc的IIC总线设计完整设计，分为硬件和软件部分，软件部分是用c语言编写的。该项目是个以完成的项目，据有较高的参考和经济价值。该例子是原来做过的项目。 整个项目是在Quartus II 7.0和nios IDE环境下开发。-This example is based on the IIC bus design sopc complete design, divided into hardware and software, the software part is written in c language. The project is to complete the project, according to the reference and a higher economic value. The example is a project originally done. The whole project is in the Quartus II 7.0 and the nios IDE development environment.
Platform: | Size: 13532160 | Author: bobo | Hits:

[Program doc] Quartus-II-Handbook_72

Description: QuartusII7.2的用户手册，英文-QuartusII7.2 user manual, English
Platform: | Size: 1136640 | Author: 尚林 | Hits:

[Other] Crack_QII10.0_x86

Description: Quartus II 10.0_x86版破解补丁，此补丁在Windows XP和Windows 7的32/64位操作系统下都验证过了，都能使软件流畅运行-Quartus II 10.0_x86 Edition crack patch, this patch in Windows XP and Windows 7, 32/64 bit operating systems are verified, and can make the software run smoothly
Platform: | Size: 14336 | Author: ewgfmg | Hits:

[VHDL-FPGA-Verilog] Quartus II 7.1 Handbook

Description: Altera's Quartus II 7.1 Handbook
Platform: | Size: 24046043 | Author: alz4062 | Hits:

[VHDL-FPGA-Verilog] Quartus II 7.2 Handbook

Description: Altera's Quartus II 7.2 Handbook
Platform: | Size: 24177063 | Author: alz4062 | Hits:
« 12 3 4 »

CodeBus www.codebus.net