Welcome![Sign In][Sign Up]
Location:
Search - Reuse Methodology Manu

Search list

[VHDL-FPGA-VerilogReuse-Methodology-Manual-Third-Edition

Description: 进行SOC/IP 设计以及可重用设计的宝典书籍!是synopsys的一位牛牛写的! 主要以mentor和synopssy的设计工具为流程,讲述了SOC/IP可重用设计,验证设计的基本方法。 -For SOC/IP design and reusable design book books! A synopsys Niuniu is written! To mentor and synopssy the main design tools for the process, about the SOC/IP reusable design, the basic method to verify the design.
Platform: | Size: 4564992 | Author: yuhl | Hits:

CodeBus www.codebus.net