Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - SERDES verilog code

Search list

[VHDL-FPGA-Verilog] bunchcombinechange

Description: Verilog源代码,实现串并转换，学Verilog的不错的基本例程-Verilog source code, realize SERDES, learning Verilog good basic routines
Platform: | Size: 114688 | Author: 3060421006 | Hits:

[VHDL-FPGA-Verilog] SERDES

Description: 基于Verilog的串并转换器的设计与实现，采用两种不同的方案来实现串并和并串转换的功能，并用ISE软件仿真以及chipscope的调试-Verilog-based serial and parallel converter design and implementation of two different programs to achieve the string and and and string conversion functions, and use the ISE software simulation and debugging chipscope
Platform: | Size: 785408 | Author: 陈凯 | Hits:

CodeBus www.codebus.net