Search - SF EP1C

Search - SF EP1C - List

[VHDL-FPGA-Verilog] VGA_char_ROM_success DL : 0: Verilog HDL语言编写的基于M4K块配置ROM的字符数据存储VGA显示实验代码，引脚分配适用于21EDA的EP2C8Q208开发板, 详细解说请参见特权同学《深入浅出玩转FPGA》视频教程中的《Lesson30：SF-EP1C开发板实验9——基于M4K块配置ROM的字符数据存储VGA显示实验》-experimental code written in Verilog HDL language，ROM configuration based on M4K block for the character data storage and VGA display, pin assignment for the EP2C8Q208 21EDA development board, for a detailed explanation you can see 《Lesson30：SF-EP1C开发板实验9——基于M4K块配置ROM的字符数据存储VGA显示实验》in the book《深入浅出玩转FPGA》.
Date : 2025-07-06 Size : 767kb User : LM
[Software Engineering] SF-EP1C-V3.1-FPGA DL : 0: this a EP1C3 Development Board schematic diagram. There is a detailed interface specifications-this is a EP1C3 Development Board schematic diagram. There is a detailed interface specifications
Date : 2025-07-06 Size : 193kb User : wuchao
[VHDL-FPGA-Verilog] vga256 DL : 0: 基于SF-EP1C开发板的256色VGA显示实验，VGA显示是FPGA中重要的一部分，此代码进行了初步研究。-SF-EP1C development board based on a 256-color VGA display experiment, VGA display is an important part of the FPGA, this code has been studied.
Date : 2025-07-06 Size : 513kb User : 焦峰凯