Search - SINE VHDL

Search - SINE VHDL - List

[VHDL-FPGA-Verilog] 一个波形发生器和sine波形发生器 DL : 0: 这是一个典型的正玄波发生器程序和一个任意波形发生器程序，大家可以参考学习，对于vhdl入门还是很有帮助的-This is a typical wave generator Shogen procedures and an arbitrary waveform generator procedures, Members can take a learning portal for VHDL or helpful
Update : 2025-02-17 Size : 3kb Publisher : 张云鹏
[assembly language] sine DL : 0: 用verilog语言编的正弦波发生器，可以用QuartusII来打开这个源码，也可以转换成VHDL语言-Verilog language prepared by the sine wave generator can be used QuartusII to open the source code can also be converted into VHDL language
Update : 2025-02-17 Size : 102kb Publisher : 雨孩
[Other] CORDIC_VHDL DL : 0: 用cordic算法来实现求解正弦,余弦及反正切的FPGA实现原代码-CORDIC algorithm used to achieve the solution of sine, cosine and tangent of the FPGA to achieve the original code
Update : 2025-02-17 Size : 417kb Publisher : 汤文森
[Algorithm] VHDL DL : 0: 此代码可产生正弦波、三角波、正斜率拨、负斜率波波、矩形波五种波形-This code can generate sine wave, triangle wave, the slope is allocated, the negative slope of the ball, five rectangular-wave waveform
Update : 2025-02-17 Size : 1kb Publisher : 刘三平
[VHDL-FPGA-Verilog] sine DL : 0: chdl 64位计数器，利用mif格式文件产生正弦波。可以在fpga模拟正弦波-chdl 64 bit counter, using sine wave generated mif format. Sine wave can be simulated in FPGA
Update : 2025-02-17 Size : 262kb Publisher : yyqdian
[VHDL-FPGA-Verilog] sinwave DL : 0: 正弦波信号发生的源码，有详细文档说明在quartus上创建工程到仿真、下载的步步操作-Sine wave signal source, has detailed documents created in the Quartus simulation works, download the step-by-step operation
Update : 2025-02-17 Size : 2.36mb Publisher : benyue
[VHDL-FPGA-Verilog] VHDL DL : 0: 实现4种常见波形正弦、三角、锯齿、方波（A、B）的频率、幅度可控输出（方波 A的占空比也是可控的），可以存储任意波形特征数据并能重现该波形，还可完成各种波形的线形叠加输出。 -Realize four kinds of common sine wave, triangle, sawtooth, square wave (A, B) the frequency, magnitude controllable output (square wave A, is also a controllable duty cycle), can store arbitrary waveform feature data and can reproduce the waveform, but also completed a variety of linear superposition of the output waveform.
Update : 2025-02-17 Size : 9kb Publisher : zhanyi
[VHDL-FPGA-Verilog] sine-generator DL : 0: 原创：采用VHDL语言编写的正弦信号发生器。rom采用quartus自带的lpm生成，可产生正弦波。更改rom内容可改变波形-Original: Using VHDL languages sinusoidal signal generator. rom using Quartus LPM s own generation, can produce sine wave. Rom content changes can change the waveform
Update : 2025-02-17 Size : 660kb Publisher : zzwuyu
[VHDL-FPGA-Verilog] VHDL-ROM4 DL : 0: 基于ROM的正弦波发生器的设计：1.正弦发生器由波形数据存储模块（ROM），波形发生器控制模块及锁存模块组成 2.波形数据存储模块（ROM）定制数据宽度为8，地址宽度为6，可存储 64点正弦波形数据，用MATLAB求出波形数据。 3.将50MHz作为输入时钟。 -ROM-based design of the sine wave generator: 1. Sinusoidal waveform generator by the data storage module (ROM), waveform generator control module and latch module 2. Waveform data storage module (ROM) custom data width of 8 , address width of 6, can store 64 points sinusoidal waveform data, waveform data are obtained using MATLAB. 3. To 50MHz clock as input.
Update : 2025-02-17 Size : 96kb Publisher : 宫逢源
[VHDL-FPGA-Verilog] daout-Sine-wave DL : 0: 正弦波的vhdl输出，使用VHDL编写的，已经通过调试-Sine wave output of the VHDL, the use of VHDL prepared already through debugging
Update : 2025-02-17 Size : 572kb Publisher : zhang
[Other] Sine DL : 0: 正弦波发生器，可以让大家学习正弦多种产生方法，可以设计具体电路-Sine wave generator, allowing them to learn the method for multiple sinusoidal, can design a specific circuit
Update : 2025-02-17 Size : 1004kb Publisher : 秦寅
[VHDL-FPGA-Verilog] VHDL DL : 0: DDS产生正弦波（VHDL语言）用DDS产生3MHZ的正弦波,VHDL控制语言-DDS have a sine wave (VHDL language) 3MHZ generated by the DDS sine wave, VHDL control language
Update : 2025-02-17 Size : 1kb Publisher : chenyubin
[SCM] Sine DL : 0: 标准正弦信号发生器,并且含有正弦表,对于新手有些帮助-Standard sinusoidal signal generator, and contain sinusoidal form, and some help for novice
Update : 2025-02-17 Size : 2.41mb Publisher : 张金斗
[VHDL-FPGA-Verilog] DDS_FINAL DL : 0: My project is on Direct Digital Synthesiser using Verilog HDL.This project is doing by me on july 2009 in summer training at NIT Kurukshetra, India. This DDS system generate the square wave, Triangular wave,Sine wave and saw wave with different frequency. We can change the frequency using frequency selector input. Please accept this project. We use the SPARTAN 3E 500 device to implement it.
Update : 2025-02-17 Size : 427kb Publisher : Raju Kumar
[VHDL-FPGA-Verilog] sine_wave_generator_using_FPGA_implementation DL : 0: 该资料介绍了用FPGA实现正弦波发生器，原理是利用内置rom表，通过查询的方式实现输出，然后经过外部DAC输出，频率达到1MHz-The information on the sine wave generator using FPGA implementation, the principle is the use of built-in rom form, by querying the means to achieve the output, and then an external DAC output frequency of 1MHz
Update : 2025-02-17 Size : 2.09mb Publisher : 陈振林
[VHDL-FPGA-Verilog] Sinewave DL : 0: vhdl code for sine wave generator
Update : 2025-02-17 Size : 1kb Publisher : Sreekumar Sreenivas
[VHDL-FPGA-Verilog] invsinwave DL : 0: vhdl code for inverse sine wave.
Update : 2025-02-17 Size : 1kb Publisher : Sreekumar Sreenivas
[VHDL-FPGA-Verilog] VHDL DL : 0: 利用VHDL实现任意函数发生器，包括方波、正弦波、三角波等。-The use of VHDL to achieve arbitrary function generator, including square, sine wave, triangle wave and so on.
Update : 2025-02-17 Size : 39kb Publisher : 陈海巍
[VHDL-FPGA-Verilog] VHDL(sin) DL : 0: 基于ROM的正弦波发生器的设计一．实验目的 1. 学习VHDL的综合设计应用 2. 学习基于ROM的正弦波发生器的设计二．实验内容设计基于ROM的正弦波发生器，对其编译，仿真。具体要求： 1.正弦发生器由波形数据存储模块（ROM），波形发生器控制模块及锁存模块组成 2.波形数据存储模块（ROM）定制数据宽度为8，地址宽度为6，可存储 64点正弦波形数据，用MATLAB求出波形数据。 3.将50MHz作为输入时钟。 -ROM-based sine wave generator design 1. Purpose of the experiment 1. VHDL Integrated Design and Application of Learning 2. Learning ROM-based sine wave generator design 2. Experimental content ROM-based sine wave generator design, its compilation, simulation. Specific requirements: 1. Sine wave generator by the data storage module (ROM), waveform generator control module and latch modules Two. Waveform data storage module (ROM) custom data width is 8, the address width of 6, can store 64-point sine wave data, wave data obtained using MATLAB. 3. The 50MHz input clock.
Update : 2025-02-17 Size : 17kb Publisher : 爱好
[VHDL-FPGA-Verilog] sine-generator DL : 0: ROM型正弦信号发生器，从rom中读取正弦波的点，循环输出，经AD生成波形，环境为quartus-sine generator in quartus
Update : 2025-02-17 Size : 662kb Publisher : 张文

« 12 3 4 5 6 7 8 9 10 »