Search - SPI slave verilog

Search - SPI slave verilog - List

[VHDL-FPGA-Verilog] spi slave DL : 0: SPI 接口的VHDL和Verilog实现。slave模式
Update : 2012-02-11 Size : 4.04kb Publisher : szsz06@126.com
[VHDL-FPGA-Verilog] SPI_Code(Verilog) DL : 0: SPI总线硬件描述语言Verilog下的实现，含主模式和从模式的实现，经过仿真验证，可作为一个单独的模块使用-SPI bus under the Verilog hardware description language to achieve with the main mode and slave mode realization, through simulation, can be used as a separate module uses
Update : 2025-02-17 Size : 5kb Publisher : 高兵
[SCM] mcu-cpld-spi DL : 0: mcu与cpld之间spi接口程序，mcu为master，cpld用verilog写成slave模块-mcu with spi interface program between the CPLD, mcu for the master, cpld written using Verilog slave module
Update : 2025-02-17 Size : 108kb Publisher : 叶灿
[Other] spi.tar DL : 0: This is a verilog code used oversampled clock to implement SPI slave. Also include C code for a ARM processor as the SPI master-This is a verilog code used oversampled clock to implement SPI slave
Update : 2025-02-17 Size : 1kb Publisher : johnl
[Internet-Network] tongxinyuanli DL : 0: 数字通信原理曹志刚版的SPI总线硬件描述语言Verilog下的实现，含主模式和从模式的实现，经过仿真验证，可作为一个单独的模块使用--Digital Communication Principles of CAO Zhi-gang version of the SPI bus, under the Verilog hardware description language implementation, including Master mode and slave mode of implementation, through the simulation can be used as a separate module--
Update : 2025-02-17 Size : 8.15mb Publisher : liusen
[VHDL-FPGA-Verilog] VHD_Veri_spi DL : 1: 一个强大的符合SPI规范的VHDL/Verilog源码文件，传输模式和时钟相位均可以指定，采用同步时钟设计，可以工作在很高的频率下。支持主机及从机模式，强烈推荐使用！-A strong line with SPI standard VHDL/Verilog source files, transfer mode, and clock phase are to specify, using synchronous clock design can work in very high frequency. Support the host and slave mode, strongly recommended!
Update : 2025-02-17 Size : 13kb Publisher : 中国
[VHDL-FPGA-Verilog] spi DL : 0: this the SPI slave module -this is the SPI slave module
Update : 2025-02-17 Size : 2.65mb Publisher : David
[VHDL-FPGA-Verilog] SPI_Slave DL : 0: SPI Slave example (VERILOG HDL)
Update : 2025-02-17 Size : 1kb Publisher : igor
[Com Port] verilog DL : 0: 介绍了一种SPI从机的接口verilog编码-verilog code for spi slave
Update : 2025-02-17 Size : 4kb Publisher : 董广军
[VHDL-FPGA-Verilog] spislave_latest.tar DL : 0: SPI接口的verilog代码，本代码是从机代码。-SPI interface verilog code, the code is slave machine code.
Update : 2025-02-17 Size : 34kb Publisher : 王远
[VHDL-FPGA-Verilog] spi DL : 0: spi slave verilog代码 spi slave verilog代码 spi slave verilog代码-spi slave verilog code spi slave verilog code spi slave verilog code
Update : 2025-02-17 Size : 1kb Publisher : 何莉
[VHDL-FPGA-Verilog] SPI-Verilog-123 DL : 0: spi slave code s pi slave code spi slave code -spi slave code spi slave code spi slave code spi slave code
Update : 2025-02-17 Size : 16kb Publisher : 何莉
[VHDL-FPGA-Verilog] spi DL : 0: SPI 从机verilog设计,验证通过！-SPI interface slave verilog
Update : 2025-02-17 Size : 1kb Publisher : 王一
[VHDL-FPGA-Verilog] Nitro-Parts-lib-SPI-master DL : 0: Nitro-Parts-lib-SPI Verilog SPI master and slave
Update : 2025-02-17 Size : 5kb Publisher : d.pershin
[Embeded-SCM Develop] SPI DL : 0: SPI（Serial Peripheral Interface，串行外设接口）是Motorola公司提出的一种同步串行数据传输标准，是一种高速的，全双工，同步的通信总线，在很多器件中被广泛应用。 SPI相关缩写 SS: Slave Select，选中从设备，片选。 CKPOL (Clock Polarity) = CPOL = POL = Polarity = （时钟）极性 CKPHA (Clock Phase) = CPHA = PHA = Phase = （时钟）相位 SCK = SCLK = SCL = SPI的时钟（Serial Clock） Edge = 边沿，即时钟电平变化的时刻，即上升沿(rising edge)或者下降沿(falling edge)。对于一个时钟周期内，有两个edge，分别称为： Leading edge = 前一个边沿 = 第一个边沿，对于开始电压是1，那么就是1变成0的时候，对于开始电压是0，那么就是0变成1的时候； Trailing edge = 后一个边沿 = 第二个边沿，对于开始电压是1，那么就是0变成1的时候（即在第一次1变成0之后，才可能有后面的0变成1），对于开始电压是0，那么就是1变成0的时候；(SPI (Serial Peripheral Interface, serial peripheral interface) is a synchronous serial data transmission standard put forward by Motorola company, is a high-speed, full duplex, synchronous communication bus, is widely used in many devices. SPI related abbreviations SS: Slave Select, selected from the device, chip select. CKPOL (Clock, Polarity) = CPOL = POL = Polarity = (clock) polarity CKPHA (Clock, Phase) = CPHA = PHA = Phase = (clock) phase SCK = SCLK = SCL = SPI clock (Serial, Clock) Edge = edge, instant clock, level change time, i.e. rising edge (rising, edge) or falling edge (falling, edge). For a clock cycle, there are two edge, respectively: Leading edge = front edge = first edge, for start voltage is 1, then 1 is 0, for start voltage is 0, then 0 is 1; Trailing = edge = second after an edge edge, the start voltage is 1, it is 0 to 1 of the time (that is, after the first 1 to 0, it may be behind the 0 to 1), the start voltage is 0, it is 1 to 0 times;)
Update : 2025-02-17 Size : 6kb Publisher : helimpopo
[Com Port] Master SPI的Verilog源代码(包括文档测试程序) DL : 1: SPI接口的从机实现（利用verilog HDL语言）(Slave implementation of SPI interface (using Verilog HDL language))
Update : 2025-02-17 Size : 181kb Publisher : 够歇斯底里吗
[VHDL-FPGA-Verilog] spi master slave DL : 0: SPI master slave (fpga/verilog)
Update : 2025-02-17 Size : 66kb Publisher : taso999
[VHDL-FPGA-Verilog] spi_8r8w DL : 0: 同时实现多个SPI从设备的连续读写，读写字节数可变化(implement multiply spi slave read/write operation, and the operation's bytes can be changed)
Update : 2025-02-17 Size : 2kb Publisher : zhou8848
[Other] spi_verilog_master_slave_latest.tar DL : 0: spi 的verilog rtl 代码, 包括整体仿真环境，测试码等(spi master or slave verilog rtl code)
Update : 2025-02-17 Size : 3kb Publisher : jekky888888
[Embeded-SCM Develop] spi slave程序 DL : 0: spi slave的verilog程序，有测试平台testbench程序，实现fpga作为salve的功能(spi slave verilog program)
Update : 2025-02-17 Size : 5kb Publisher : CARL_2018

« 12 »