Description: 基于MATLAB/DSP Build可控信号发生器,由Matlab建模综合,并生成VHDL代码,由Quartus编译通过.-Based on MATLAB/DSP Build controllable signal generator, by the Matlab modeling synthesis, and generates VHDL code, adopted by the Quartus compiler. Platform: |
Size: 297984 |
Author:ltianyang |
Hits:
Description: 分析了MATLAB/Simulink 中DSP Builder 模块库在FPGA 设计中优点,
然后结合FSK 信号的产生原理,给出了如何利用DSP Builder 模块库建立FSK 信号发生器模
型,以及对FSK 信号发生器模型进行算法级仿真和生成VHDL 语言的方法,并在modelsim
中对FSK 信号发生器进行RTL 级仿真,最后介绍了在FPGA 芯片中实现FSK 信号发生器的设
计方法。-Analysis of the MATLAB/Simulink in DSP Builder Blockset in the FPGA design advantages, and then combined with the emergence of the principle of FSK signal is given how to use DSP Builder Blockset establish FSK signal generator model, as well as the FSK signal generator model algorithm class VHDL simulation and generation language approach, and in ModelSim for FSK signal generator for RTL-level simulation, and finally introduce the FPGA chip realize FSK signal generator design method. Platform: |
Size: 275456 |
Author:普林斯 |
Hits:
Description: Xilinx system generator的上手指南,system generator用于在matlab中使用simulink设计硬件,很方便-guide of system generater by Xilinx Platform: |
Size: 1685504 |
Author:王静 |
Hits:
Description: Dynamic and steady state model of Doubly fed induction generator back to back supply for wind energy power system using matlab Platform: |
Size: 367616 |
Author:mohammad |
Hits:
Description: This a Simulink model that demonstrates an algorithm that applies wireless security on physical layer. The demonstration is based on 802.11a (simplified) and receiver is implemented on Xilinx Virtex 4 FPGA.
The RAR file inlcudes 2 files:
1. Simulink model
2. initialization file.
Software requirements:
1. Matlab, r2007a or later
2. Simulink with DSP and Comm blocksets
3. Xilinx ISE with System Generator for DSP 9.2i or later. Platform: |
Size: 160768 |
Author:徐滨 |
Hits:
Description: 对QPSK解调系统完美建模,其中通过改变码元速率和载波频率,再计算相应的环路滤波器的参数,即可实现多种QPSK模型的解调,且该模型可通过SYSTEM generator进行量化,从而生成ISE能直接使用的HDL代码。
matlab版本:2007a-Perfect for QPSK demodulation system modeling, which by changing the symbol rate and carrier frequency, and then calculate the corresponding parameters of the loop filter, QPSK demodulator can achieve a variety of models, and the model can be quantified by SYSTEM generator thereby generating ISE HDL code can be used directly.
matlab version: 2007a Platform: |
Size: 19456 |
Author:61408520 |
Hits:
Description: 对8PSK完美建模,其中通过改变码元速率和载波频率,再计算相应的环路滤波器的参数,即可实现多种QPSK模型的解调,且该模型可通过SYSTEM generator进行量化,从而生成ISE能直接使用的HDL代码。-Perfect modeling of 8PSK, wherein by changing the symbol rate and carrier frequency, and calculate the corresponding parameters of the loop filter, to achieve a variety of demodulated QPSK model, and the model can be quantified by SYSTEM generator, thereby generating ISE HDL code can be used directly. Platform: |
Size: 23552 |
Author:61408520 |
Hits:
Description: Xilinx System Generator for DSP is a MATLAB Simulink block set that facilitates system design.
Targeting Xilinx FPGAs within the familiar MATLAB environment, System Generator for DSP gives
you the ability to functionally simulate a design and use the MATLAB environment to verify bit- and
cycle-true models against the golden reference results. These reference results can be produced
either externally or inside the MATLAB environment, and you can target a Xilinx FPGA hardware
platform all within MATLAB. System Generator complements HDL design tasks by providing an
easily configured test bench for both functional-Xilinx System Generator for DSP is a MATLAB Simulink block set that facilitates system design.
Targeting Xilinx FPGAs within the familiar MATLAB environment, System Generator for DSP gives
you the ability to functionally simulate a design and use the MATLAB environment to verify bit- and
cycle-true models against the golden reference results. These reference results can be produced
either externally or inside the MATLAB environment, and you can target a Xilinx FPGA hardware
platform all within MATLAB. System Generator complements HDL design tasks by providing an
easily configured test bench for both functional Platform: |
Size: 137216 |
Author:jayaprada |
Hits: