Description: FPGA很有价值的27实例.rar
包括 LED控制VHDL程序与仿真 2004.8修改.doc;
LED控制VHDL程序与仿真;
LCD控制VHDL程序与仿真 2004.8修改;
LCD控制VHDL程序与仿真;
ADC0809 VHDL控制程序;
TLC5510 VHDL控制程序;
DAC0832 接口电路程序;
TLC7524接口电路程序;
URAT VHDL程序与仿真;
ASK调制与解调VHDL程序及仿真;
FSK调制与解调VHDL程序及仿真;
PSK调制与解调VHDL程序及仿真;
MASK调制VHDL程序及仿真;
MFSK调制VHDL程序及仿真;
MPSK调制与解调VHDL程序与仿真;
基带码发生器程序设计与仿真;
频率计程序设计与仿真;
采用等精度测频原理的频率计程序与仿真;
电子琴程序设计与仿真 2004.8修改;
电子琴程序设计与仿真;
电梯控制器程序设计与仿真;
电子时钟VHDL程序与仿真;
自动售货机VHDL程序与仿真;
出租车计价器VHDL程序与仿真 2004.8修改;
出租车计价器VHDL程序与仿真;
波形发生程序;
步进电机定位控制系统VHDL程序与仿-FPGA value of the 27 examples. Rar including LED control procedures and VHDL simulation 200 4.8 amendments. doc; LED control procedures and VHDL simulation; LCD control procedures and VHDL simulation 2004.8 modified; LCD control procedures and VHDL simulation; Connection between ADC 0809 VHDL control procedures; TLC5510 VHDL control procedures; DAC0832 interface circuits; TLC7524 interface circuits; URAT procedures and VHDL simulation; ASK modulation and demodulation process and VHDL simulation; FSK modulation and demodulation process and VHDL simulation; PSK modulation and demodulation process and VHDL simulation; MASK modulation procedures and VHDL simulation; MFSK modulation procedures and VHDL simulation; MPSK modulation and demodulation process and VHDL simulation; Base-band code gene Platform: |
Size: 1279333 |
Author:高 |
Hits:
Description: FPGA很有价值的27实例.rar
包括 LED控制VHDL程序与仿真 2004.8修改.doc;
LED控制VHDL程序与仿真;
LCD控制VHDL程序与仿真 2004.8修改;
LCD控制VHDL程序与仿真;
ADC0809 VHDL控制程序;
TLC5510 VHDL控制程序;
DAC0832 接口电路程序;
TLC7524接口电路程序;
URAT VHDL程序与仿真;
ASK调制与解调VHDL程序及仿真;
FSK调制与解调VHDL程序及仿真;
PSK调制与解调VHDL程序及仿真;
MASK调制VHDL程序及仿真;
MFSK调制VHDL程序及仿真;
MPSK调制与解调VHDL程序与仿真;
基带码发生器程序设计与仿真;
频率计程序设计与仿真;
采用等精度测频原理的频率计程序与仿真;
电子琴程序设计与仿真 2004.8修改;
电子琴程序设计与仿真;
电梯控制器程序设计与仿真;
电子时钟VHDL程序与仿真;
自动售货机VHDL程序与仿真;
出租车计价器VHDL程序与仿真 2004.8修改;
出租车计价器VHDL程序与仿真;
波形发生程序;
步进电机定位控制系统VHDL程序与仿-FPGA value of the 27 examples. Rar including LED control procedures and VHDL simulation 200 4.8 amendments. doc; LED control procedures and VHDL simulation; LCD control procedures and VHDL simulation 2004.8 modified; LCD control procedures and VHDL simulation; Connection between ADC 0809 VHDL control procedures; TLC5510 VHDL control procedures; DAC0832 interface circuits; TLC7524 interface circuits; URAT procedures and VHDL simulation; ASK modulation and demodulation process and VHDL simulation; FSK modulation and demodulation process and VHDL simulation; PSK modulation and demodulation process and VHDL simulation; MASK modulation procedures and VHDL simulation; MFSK modulation procedures and VHDL simulation; MPSK modulation and demodulation process and VHDL simulation; Base-band code gene Platform: |
Size: 1278976 |
Author:高 |
Hits:
Description: ADC,DAC转换接口~耐心讲述可以学会使用原理-ADC, DAC converter interface ~ patience can be learned about the use of the principle of Platform: |
Size: 171008 |
Author:dengaoni |
Hits:
Description: 在数字系统中,一般存在多个芯片,利用不同的特点用于实现不同的功能,一般都包含CPU,FPGA,AD,DA,memory,ASSP(专用标准模块),ASIC等。CPU用于进行智能控制,FPGA进行硬件算法处理和多设备接口,AD进行模数转换,DA进行数模转换,memory存储临时数据。因此,FPGA如何与其他芯片进行通讯是重要的设计内容。数据输入,数据输出,双向通讯,指令传递,地址管理,不同时钟的异步通讯问题等等都需要处理。最基本的MEMORY如SRAM(128KX8bbit静态存储器628128)涉及到其中的输入,输出,双向通讯,地址管理问题,具有很强的代表性。在同步数字系统中更大量用到FIFO,SDRAM等等。其中FIFO使用方便简单,用处很广。在QUARTUSII软件库中,就有各种FPGA片内MEMORY供使用。但是FPGA的片内MEMORY容量太有限,因此外部MEMORY也是经常需要的。因此,本程序让大家学习控制芯片内外的MEMORY,为与其他智能设备的通讯学习打下基础。-In the digital system, generally there are several chips, the use of different features used to implement different functions, generally includes CPU, FPGA, AD, DA, memory, ASSP (application specific standard module), ASIC and so on. CPU is used for intelligent control, FPGA hardware algorithm processing and multi-device interface, AD to ADC, DA for digital-analog conversion, memory to store temporary data. Therefore, FPGA how to communicate with other chips are important design elements. Data input, data output, two-way communication, instruction delivery, address management, different clock asynchronous communication problems, and so have to deal with. If the most basic MEMORY SRAM (128KX8bbit static memory 628 128) which involved the input, output, bi-directional communication, address management issues, with strong representation. In synchronous digital systems a lot more use FIFO, SDRAM, etc.. One simple and easy to use FIFO, use very broad. In QUARTUSII software library, there ar Platform: |
Size: 223232 |
Author:平凡 |
Hits:
Description: Spartan 3E - DAC- VHDL.
It is a vhdl code for Xilinx Spartan 3E fpga to run ADC and AMP on the board via SPI interface. Platform: |
Size: 157696 |
Author:psycho374 |
Hits:
Description: ADI JESD204接口的ADC与Xilinx FPGA接口IP,包含Verilog和VHDL源代码,AXI总线接口,ADC串行控制接口-ADI IP for interfacing JESD204 ADC to Xilinx FPGA, include Verilog/VHDL source code, AXI interface and serial config interface
Platform: |
Size: 77824 |
Author:Eddie |
Hits: