Welcome![Sign In][Sign Up]
Location:
Search - VLIW

Search list

[Other resourceMorgan.Kaufmann.Embedded.Computing.Dec.2004.eBook-

Description: < Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools>> by Joseph A. Fisher ,Paolo Faraboschi ,Cliff Young
Platform: | Size: 4200254 | Author: mp | Hits:

[Other resourcetms320dm642

Description: The TMS320C64x™ DSPs (including the TMS320DM642 device) are the highest-performance fixed-point DSP generation in the TMS320C6000™ DSP platform. The TMS320DM642 (DM642) device is based on the second-generation high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture (VelociTI.2™ ) developed by Texas Instruments (TI), making these DSPs an excellent choice for digital media applications. The C64x™ is a code-compatible member of the C6000™ DSP platform.
Platform: | Size: 1319193 | Author: 宋恋 | Hits:

[OtherMorgan.Kaufmann.Embedded.Computing.Dec.2004.eBook-

Description: < Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools>> by Joseph A. Fisher ,Paolo Faraboschi ,Cliff Young-<Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools>> by Joseph A. Fisher, Paolo Faraboschi, Cliff Young
Platform: | Size: 4200448 | Author: mp | Hits:

[Othertms320dm642

Description: The TMS320C64x™ DSPs (including the TMS320DM642 device) are the highest-performance fixed-point DSP generation in the TMS320C6000™ DSP platform. The TMS320DM642 (DM642) device is based on the second-generation high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture (VelociTI.2™ ) developed by Texas Instruments (TI), making these DSPs an excellent choice for digital media applications. The C64x™ is a code-compatible member of the C6000™ DSP platform.
Platform: | Size: 1318912 | Author: 宋恋 | Hits:

[DSP programc6xsim-1.0.tar

Description: c6xsim是美国马里兰大学(University of Maryland)电子工程系开发的一个面向TMS320C62x,具有VLIW-DSP特色的模拟器。-c6xsim is developed by University of Maryland. It aims to simulate TMS320C62x DSP with VLIW
Platform: | Size: 53248 | Author: wind | Hits:

[VHDL-FPGA-Verilogvliw

Description: vliw processor core vhdl files compiled by myself partly and through the help of net resources.
Platform: | Size: 18432 | Author: mahee | Hits:

[Other Embeded programGREPS2007-Benoit

Description: gcc在扩展VLIW平台上的移植报告,平台采用ST系列微处理器-gcc in the extended VLIW platform migration report, the platform using ST series microprocessors
Platform: | Size: 211968 | Author: 歧天 | Hits:

[Embeded-SCM DevelopDabrowski-Pawlowski-Marciniak-SPA2007

Description: This paper presents aspects of parallelism of computations in processing of signals using digital signal processors (DSPs) with multi-issue assembler instructions. We present general features of the contemporary DSPs with special attention paid to the VLIW architecture. In order to illustrate the multi-issue instruction technique we analyze performance of the fixed-point Blackfin processor by means of chosen typical signal processing tasks realized using VisualDSP++ 4.5 environment with Software Development Kit 2.01. Aspects of the floating-point processing are analyzed using Sharc and TigerSharc processors.
Platform: | Size: 279552 | Author: Tomasz | Hits:

[Other Embeded programEmbedded-computing

Description: 嵌入式的计算工具书。很好。是英语原文的。-Embedded computing:a VLIW Approach to Architechture,Compilers and Tools.
Platform: | Size: 4255744 | Author: 冯阳 | Hits:

[VHDL-FPGA-VerilogVLIW_uP_code

Description: VLIW processor code in verilog
Platform: | Size: 14336 | Author: Ren | Hits:

[DSP programVelociTI

Description: 本文介绍了一种典型VLIW DSP结构--TI的VelociTITM体系结构和软件开发的一般流程并结合具体实例着重论述了在该系统结构下进行软件优化的主要方法。-VelociTI system structure and software development this paper introduces a kind of typical VLIW DSP structure-the VelociTITM TI system structure and software development of the general flow and combined with concrete examples focuses on the on the system under the optimization of the structure of software main method.
Platform: | Size: 514048 | Author: 高杰 | Hits:

[Software Engineeringvliw.pdf

Description: design space exploration for aes.
Platform: | Size: 176128 | Author: Raj | Hits:

[matlabEmbedded-Image-Processing-with

Description: 2. Structure and Organization of the Book Prerequisites Conventions and Nomenclature CD-ROM The Representation of Digital Images DSP Chips and Image Processing Useful Internet Resources 2 3 4 6 9 10 13 ls 15 . The TMS320C6000 Line of DSPs 16 2.1.1 VLIW and VelociTI 17 2.1.2 Fixed-Point versus Floating-Point 21 2.1.3 TI DSP Development Tools (C6701 EVM & C6416 DSK) 25 TI Software Development Tools 26 2.2.1 EVM support libraries 28 2.2.2 Chip Support Library 28 2.2.3 DSP/BIOS 29,2. Structure and Organization of the Book Prerequisites Conventions and Nomenclature CD-ROM The Representation of Digital Images DSP Chips and Image Processing Useful Internet Resources 2 3 4 6 9 10 13 ls 15 . The TMS320C6000 Line of DSPs 16 2.1.1 VLIW and VelociTI 17 2.1.2 Fixed-Point versus Floating-Point 21 2.1.3 TI DSP Development Tools (C6701 EVM & C6416 DSK) 25 TI Software Development Tools 26 2.2.1 EVM support libraries 28 2.2.2 Chip Support Library 28 2.2.3 DSP/BIOS 29
Platform: | Size: 60315648 | Author: hassan | Hits:

[Othersensors-12-04466

Description: 一种先进的VLIW DSP编译器设计 传感器为基础的系统.-An Advanced Compiler Designed for a VLIW DSP for Sensors-Based Systems
Platform: | Size: 292864 | Author: 蒋震 | Hits:

[Software Engineeringdigonghao

Description: 摘 要 介绍了VLIW密码微处理器的多种低功耗设计方法。根据CMOS电路的能耗机制,对VLIW密码微处理器进行功耗分析。针对分析结果,运用门控时钟、指令前缀压缩、存储器分块访问和操作数隔离等低功耗技术,对VLIW密码微处理器功耗进行优化。基于SMIC的65nm工艺库和功耗分析工具PTPX进行功耗分析,实验结果表明,本文采用的低功耗方法能够有效降低VLIW密码微处理器的功耗。-The summary of several low-power design method of the the VLIW password microprocessor. According to the mechanism of the energy consumption of the CMOS circuit, the the VLIW password microprocessor power analysis. For the results of the analysis, the use of clock gating, instruction prefix compression, memory sub block access and operand isolation low power technology, to optimize the the VLIW password microprocessor power consumption. Based on SMIC the 65nm process libraries and power analysis tools PTPX power analysis, experimental results show that low-power method used in this paper can effectively reduce the power consumption of VLIW password microprocessor.
Platform: | Size: 455680 | Author: zhang | Hits:

[ARM-PowerPC-ColdFire-MIPSU.S.-elite-embedded-lecture-ppt

Description: 美国名校的嵌入式课程讲义,多核cpu、内存、vliw指令等方面的设计原理-U.S. elite embedded lecture notes, multicore cpu, memory, vliw instruction and other aspects of design principles
Platform: | Size: 139264 | Author: 翟林 | Hits:

[Software Engineering008-vliw

Description: VLIW Introduction PPT Document
Platform: | Size: 23552 | Author: Rahul | Hits:

[Software Engineering11_vliw

Description: VLIW Introduxtion for VLIW Architure
Platform: | Size: 219136 | Author: Rahul | Hits:

[Software EngineeringVLIW

Description: VLIW discription for Architucture PPT
Platform: | Size: 315392 | Author: Rahul | Hits:

[OtherVliw CPU Architecture/Design

Description: A VLIW Approach to Architecture, pdf (eng) Vliw Microprocessor Hardware Design_2007, pdf(eng)
Platform: | Size: 5734356 | Author: SergeX31 | Hits:
« 12 »

CodeBus www.codebus.net