Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - Verilog AD

Search list

[Program doc] AD转换.doc

Description: Verilog
Platform: | Size: 768000 | Author: v_bestlife@163.com | Hits:

[VHDL-FPGA-Verilog] ADC_16bit

Description: 用verilog硬件描述语言编写的16位数模转换器的源代码，可以综合-with verilog hardware description language of 16 Digital to Analog source code can be integrated
Platform: | Size: 1024 | Author: awp | Hits:

[VHDL-FPGA-Verilog] ad_7266_32_v1_00_a

Description: AD7266的Verilog驱动程序,已仿真通过,可直接在EDK下使用.
Platform: | Size: 394240 | Author: 刘庆强 | Hits:

[Other Embeded program] adder

Description: 基于ALTERA 公司cyclone系列FPGA的程序，verilog 实现加法器-ALTERA company based FPGA family of cyclone procedures, verilog adder realize
Platform: | Size: 209920 | Author: 陶德杰 | Hits:

[VHDL-FPGA-Verilog] AD9852

Description: 数字频率合成器芯片AD9852 的配置文件，HDL级的Verilog代码-DDS chip AD9852 profile, HDL-level Verilog code
Platform: | Size: 1024 | Author: 李春阳 | Hits:

[Other Embeded program] AD7865test1

Description: verilog hdl写的利用fpga控制ad7865进行多路ad数据采集的程序源代码。-err
Platform: | Size: 309248 | Author: nwpu2005 | Hits:

[VHDL-FPGA-Verilog] verilog

Description: 北大微电子学系于敦山老师的课件，介绍Verilog HDL、Cadence Verilog仿真器、可综合的Verilog HDL、设计举例、自动布局布线工具、Verilog的词汇约定等内容-Department of Microelectronics, Peking University in the teacher s courseware mts on Verilog HDL, Cadence Verilog simulator can be integrated Verilog HDL, design, for example, automatic placement and routing tools, Verilog, etc. terms agreed
Platform: | Size: 1550336 | Author: 唐进 | Hits:

[VHDL-FPGA-Verilog] modulator

Description: 运用FPGA控制AD9957的操作，调试过，运用VERILOG HDL编写-Use FPGA to control the operation of AD9957, debugging, and use the preparation of VERILOG HDL
Platform: | Size: 904192 | Author: px99 | Hits:

[Other Embeded program] ADCcaiyang

Description: 模数转换器AD976采样控制器程序Verilog实现，基于状态机实现-AD976 ADC sampling procedures Verilog realize the controller, based on the state machine to achieve
Platform: | Size: 180224 | Author: cj | Hits:

[VHDL-FPGA-Verilog] adc_verilog

Description: adc verilog 用verilog编写的sigma-delta adc例子 应用在计量类adc产品-adc verilog Verilog prepared using sigma-delta adc examples used in the measurement adc Product category
Platform: | Size: 3072 | Author: 张鸿 | Hits:

[VHDL-FPGA-Verilog] AD9229-FPGA-files

Description: adi串行AD AD9229的控制使用ISE平台 Verilog语言 -adi serial ADAD9229 control the use of ISE platform Verilog language
Platform: | Size: 184320 | Author: 徐凯 | Hits:

[VHDL-FPGA-Verilog] ADControl

Description: 此程序为Verilog控制ADC的全部程序，已检验可以应用-This procedure for the Verilog control ADC all procedures can be applied to test
Platform: | Size: 140288 | Author: Johonson | Hits:

[VHDL-FPGA-Verilog] ADCtest

Description: 利用Verilog HDL对AD7705进行控制ADC采样，实验室师兄的-Using Verilog HDL to the AD7705 control ADC sampling, laboratory师兄the
Platform: | Size: 589824 | Author: ticklay | Hits:

[VHDL-FPGA-Verilog] TLC549

Description: verilog TLC549AD采样程序 ，速度200K，在LED和数码管上显-verilog TLC549AD sampling procedures, the speed of 200K, in the LED and digital tube significantly
Platform: | Size: 1024 | Author: 张建中 | Hits:

[VHDL-FPGA-Verilog] AD

Description: FPGA控制AD7321的模块，是本人亲自试验过的。有Verilog源码，和简单文档。-FPGA control module of the AD7321 is personally tested. There Verilog source code, and simple document.
Platform: | Size: 1980416 | Author: 柴佳 | Hits:

[VHDL-FPGA-Verilog] config_ad9957

Description: 用Verilog正确配置ad9957，，在ISE环境中正确编译与实现-Properly configured with the Verilog ad9957,, compiled in the ISE environment and realization of the right
Platform: | Size: 1024 | Author: dengxiaosong | Hits:

[VHDL-FPGA-Verilog] ad-ram

Description: ad采样 通过fpga 传输给ram-ad fpga ram verilog
Platform: | Size: 2048 | Author: kaikai | Hits:

[VHDL-FPGA-Verilog] DS-Verilog

Description: ad 采集 串行ADtlv2543和DATLV5618的接口程序 -ad
Platform: | Size: 3429376 | Author: syrobinss | Hits:

[VHDL-FPGA-Verilog] Verilog-hdlFPGA

Description: 关于FPGA的提高篇，Verilog HDL语言写的， 包含LCD控制VHDL程序与仿真，AD/DA，MASK，FSK，PSK，正弦波发生器，等等经典程序-Articles on improving the FPGA, Verilog HDL language, and includes LCD control procedures and VHDL simulation, AD/DA, MASK, FSK, PSK, sine wave generator, and so the classic procedure
Platform: | Size: 1181696 | Author: chenfeihu | Hits:

[VHDL-FPGA-Verilog] verilogClassicSamples

Description: verilog常用程序及其仿真结果整理，包括LCD，LED，AD采集，URAT，电子琴，电梯控制，自动售货机控制，出租车计价器，电子时钟，频率计，MPSK调制与解调-verilog common finishing process and its simulation results, including LCD, LED, AD collection, URAT, keyboard, elevator control, vending machine control, taxi meter, electronic clock, frequency counter, MPSK modulation and demodulation, etc.
Platform: | Size: 1278976 | Author: ZhangYan | Hits:
« 12 3 4 5 6 7 8 »

CodeBus www.codebus.net