Hot Search : Source embeded web remote control p2p game More...
Location : Home Search - Verilog Audio
Search - Verilog Audio - List
根据jpeg标准用verilog语言编写的视频编码器,此编码器可作为一个通用IP使用,完成数字音频/视频的编解码功能-under jpeg standards with the Verilog language video encoder, this encoder can be used as a common IP use, complete digital audio/video codec
Update : 2025-02-17 Size : 217kb Publisher :

在ADI的Blackfin系列DSP上编写的语音&音频程序-the ADI Blackfin DSP series on the preparation of voice & audio program! !
Update : 2025-02-17 Size : 466kb Publisher : 李里

这是一个I2S接口的VHDL实现源代码,I2S是一个通用的音频接口。-This is a I2S interface VHDL source code, I2S is a generic audio interface.
Update : 2025-02-17 Size : 1.51mb Publisher : 孙浩

一个关于声音处理的Verilog语言编写的解码芯片,可以用于FPGA处理芯片的IP核,欢迎大家来用。-a voice on the Verilog language decoder chip, FPGA can be used to handle IP core chips, all are welcome to use.
Update : 2025-02-17 Size : 2kb Publisher : 赵春生

高品质音频编解码器WM8731的Verilog使用程序。-high-quality audio codec WM8731 Verilog procedures.
Update : 2025-02-17 Size : 7kb Publisher : 李全

用fpga实现的DA转换器,有说明和源码,VDHL文件。 A PLD Based Delta-Sigma DAC Delta-Sigma modulation is the simple, yet powerful, technique responsible for the extraordinary performance and low cost of today s audio CD players. The simplest Delta-Sigma DAC consists of a Delta-Sigma modulator and a one bit DAC. Since, both of these components can be realized using digital circuits, it is possible to implement a low precision Delta-Sigma DAC using a PLD.-Using FPGA to achieve the DA converter, has descriptions and source code, VDHL document. A PLD Based Delta-Sigma DACDelta-Sigma modulation is the simple, yet powerful, technique responsible for the extraordinaryperformance and low cost of today s audio CDplayers. The simplest Delta-Sigma DAC consists of aDelta-Sigma modulator and a one bit DAC. Since , both of these components can be realized usingdigital circuits, it is possible to implement a lowprecision Delta-Sigma DAC using a PLD.
Update : 2025-02-17 Size : 57kb Publisher : 开心

SD卡读取音频数据,由VGA显示。Verilog HDL语言编写,适用DE2实验箱-SD card reader audio data from the VGA display. Verilog HDL language, the application of the experimental box DE2
Update : 2025-02-17 Size : 3kb Publisher : 白雪

用DE2板子实现的音频分析器,需要安装quartus2,硬件需要DE2的板子-DE2 board using the Audio Analyzer realize the need to install quartus2, the hardware needs of the DE2 board
Update : 2025-02-17 Size : 8.23mb Publisher : 任迎

从MIC输入一段音频然后,再从AOUT的接口播放出来的verilog 的代码-Input from the MIC for some audio and then AOUT interface from broadcast in the Verilog code
Update : 2025-02-17 Size : 2.3mb Publisher : zl.yin

CMMB-GYT220.1(2006:传输部分,广播通信的帧结构、信道编码与调制).pdf CMMB-GYT220.2(2006:复用部分,各种音视频,数据,ESG的复用方式).pdf CMMB-GYT220.3(2007:业务部分,电子业务指南(ESG)的编辑和使用).pdf CMMB-GYT220.4(2007:紧急广播).pdf CMMB-GYT220.5(2008:数据广播,各种数据内容的打包封装格式).pdf CMMB-GYT220.6(2008:条件接收,付费节目内容的控制方式).pdf CMMB-GYT220.7(2008:接收终端,各种手机,PMP,电视棒,车载机的接收规范 ).pdf-CMMB-GYT220.1 (2006: transmission parts, radio communications frame structure, channel coding and modulation). Pdf CMMB-GYT220.2 (2006: reuse of a variety of audio and video, data, ESG Reuse way). pdf CMMB-GYT220.3 (2007: the business part of e-business guide (ESG) and the use of the editorial). pdf CMMB-GYT220.4 (2007: emergency radio). pdf CMMB-GYT220.5 (2008: data broadcasting, the types of data content of the package package format). pdf CMMB-GYT220.6 (2008: conditional access, pay-content control). pdf CMMB-GYT220.7 (2008: the receiving end, all kinds of mobile phones, PMP, TV rods, automotive machine receiving norms). pdf
Update : 2025-02-17 Size : 2.92mb Publisher :

verilog代码。利用音频信号上采样8倍,然后对audio做pwm调制。-verilog code.upsample audio date 8 times and output pwm of audio.
Update : 2025-02-17 Size : 11kb Publisher : eastwall

在nios系统开发中的驱动i2c音频电路的代码,包括verilog代码,与相应的驱动代码-In the nios system development in the driver i2c code for the audio circuitry, including the verilog code, and the corresponding driver code
Update : 2025-02-17 Size : 54kb Publisher : chd

是用VERILOG HDL和NIOS II C/C++ 编的DE2-70板子的音频编解码芯片的使用工程-Is VERILOG HDL and NIOS II C/C++ code of the DE2-70 board in the audio codec chip, the use of project
Update : 2025-02-17 Size : 20.57mb Publisher : 覃建策

友晶提供的Audio的IP核。这个IP核提供了Verilog的硬件部分源码和相应的HAL驱动程序。-Audio provided by Friends of Crystal' s IP core. The IP core provides a Verilog hardware part of the source and the corresponding HAL driver.
Update : 2025-02-17 Size : 123kb Publisher : changjiang

主要包含了用verilog语言别写的实用于视频例如LCD等显示设备的音频与视频的控制系统,其中包括了延时代码的编写模块,希望对坐显示的有所帮助!-It contains the verilog language with written and practical at the videos of other LCD and other display devices such as audio and video control systems, including the delayed preparation of the code module, want to take display help!
Update : 2025-02-17 Size : 9kb Publisher : 熊文

a verilog code about dac of audio codec on fpga board.
Update : 2025-02-17 Size : 1kb Publisher : DCLAB

audio codec data sheet
Update : 2025-02-17 Size : 664kb Publisher : Venky

DVB数字音频接口(AESEBU)encoder源码,包括VHDL和VERILOG,基于XILINX FPGA,已验证.-AES-EBU interface,VHDL,VERILOG
Update : 2025-02-17 Size : 4.28mb Publisher : dcshl

基于fpga-verilog的音频设计,实现音频功能-the fpga-verilog Audio Design
Update : 2025-02-17 Size : 478kb Publisher : 周磊

aes digital audio interface from xilinx
Update : 2025-02-17 Size : 48kb Publisher : SiamackBM
« 12 3 »
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.