Description: 课程设计要求设计并用FPGA实现一个数字频率计，具体设计要求如下： 测量频率范围： 10Hz～100KHz 精度： ΔF / F ≤ ±2 % 系统外部时钟： 1024Hz 测量波形： 方波 Vp-p ＝ 3～5 V 硬件设备：Altera Flex10K10 五位数码管 LED发光二极管 编程语言：Verilog HDL / VHDL-curriculum design and FPGA design to achieve a digital frequency meter, the specific design requirements are as follows : measurement frequency range : 10Hz to 100KHz precision : F/F 2% external clock system : 1024Hz Waveform Measurement : square Vp-p = 3 ~ 5 V hardware : Altera Flex10K10 five digital LED light emitting diode programming languages : Verilog HDL/VHDL Platform: |
Size: 144384 |
Author:兰 |
Hits:
Description: 采用Verilog HDL设计,在掌宇智能开发板上得到实现
根据抢答器的原理，整个电路可划分为三部分：采样电路、门控电路和译码电路- Uses Verilog the HDL design, obtains the realization basis on
the palm space intelligence development board to snatch the answering
principle, the entire electric circuit may divide is three parts: The
sampling electric circuit, the gate control the electric circuit and
the decoding circuit Platform: |
Size: 65536 |
Author: |
Hits:
Description: advanced digital design with the verilog hdl-advanced digital design with the verilog h dl Platform: |
Size: 4096 |
Author:zhenglao |
Hits:
Description: Verilog HDL硬件描述语言
01简介.PDF
02HDL指南.PDF
03语言要素.PDF
04表达式.PDF
05门电平模型化.PDF
06用户定义原语.PDF
07数据流模型化.PDF
08行为建模.PDF
09结构建模.PDF
10其它论题.PDF
11验证.PDF
12建模实例.PDF
13语法参考.PDF-Verilog HDL Hardware Description Language Introduction 01. PDF 02HDL Guide. PDF 0 3 language elements. PDF 04 expressions. PDF 05-level modeling. PDF 06 user-defined primitives. P DF 07 data flow modeling. PDF 08 behavior modeling. PDF 09 modeling structure. PDF 10 other topics . PDF 11 certification. PDF 12 model. PDF 13 syntax reference. PDF Platform: |
Size: 4837376 |
Author:高 |
Hits:
Description: 简易数字频率计，用Verilog HDL编写的，基于Quartus II实现，结构清晰，功能较为全面，能满足简单的频率测量要求-Simple digital frequency meter, using Verilog HDL prepared, based on the Quartus II realize, clear structure, function is more comprehensive to meet the simple requirements of frequency measurement Platform: |
Size: 404480 |
Author:余翔 |
Hits:
Description: 数字集成电路设计入门
--从HDL到版图
于敦山
北大微电子学系
Verilog完整课件，是学习verilog HDL的很好的参考资料。
-Introduction to digital integrated circuit design- from the territory in HDL mts Microelectronics Department of Beijing University Verilog complete courseware, learning verilog HDL is a good reference. Platform: |
Size: 628736 |
Author:hulin |
Hits:
Description: 用Verilog HDL / VHDL实现的数字频率计（完整实验报告）-Using Verilog HDL/VHDL realization of digital frequency meter (complete test report) Platform: |
Size: 145408 |
Author:倪亮 |
Hits:
Description: 西安电子科技大学的verilog课程学习课件，详细介绍了verilog语言的结构与应用-Xi' an University of Electronic Science and Technology Curriculum courseware verilog, verilog language described in detail the structure and application of Platform: |
Size: 1970176 |
Author:张磊 |
Hits:
Description: 这是一个用verilog HDL实现的实现数字下变频的源代码。-This is a verilog HDL used to achieve the realization of digital down conversion of the source code. Platform: |
Size: 2790400 |
Author:王坤 |
Hits:
Description: pli函数在verilog中大量应用，但介绍pli的资料并不多，压缩包中的文档是我搜集的pli的资料，希望有对你有帮助。-Pli system fuction is used in verilog language, but material related pli in domestic is rare. the rar package is my collection on pli , hop it is useful.:) Platform: |
Size: 2228224 |
Author:jhv |
Hits:
Description: 简单的CPU设计流程PPT，用于教学目的，可综合的verilog HDL设计。-A simple CPU design process PPT, for teaching purposes, can be integrated verilog HDL design. Platform: |
Size: 156672 |
Author:柳泽明 |
Hits:
Description: 《北航常晓明Verilog应用》一书的pdf完整版，是学习Verilog的好书-" Beihang Chang Xiaoming Verilog Applications" pdf full version of the book is a good book to learn Verilog Platform: |
Size: 15432704 |
Author:甘福连 |
Hits:
Description: 华为_Verilog HDL入门教程（pdf），主要介绍了Verilog HDL 语言的一些基本知识，目的是使初学者能够迅速掌握HDL设计方法，初步了解并掌握Verilog HDL语言的基本要素，能够读懂简单的设计代码并能
够进行一些简单设计的Verilog HDL建模。-Huawei _Verilog HDL Tutorial pdf version mainly introduces the Verilog HDL language, some basic knowledge, the purpose is to enable beginners to quickly master the HDL design method, initially to understand and master the basic elements of Verilog HDL language, can read simple design code and be able to carry out some simple design of the Verilog HDL modeling. Platform: |
Size: 263168 |
Author:张三丰 |
Hits:
Description: 一个很好的关于verilog的PPT
第1章 EDA设计与Verilog HDL语言概述
第2章 Verilog HDL基础与开发平台操作指南
第3章 Verilog HDL程序结构
第4章 VERILOG HDL语言基本要素
第5章 面向综合的行为描述语句
第6章 面向验证和仿真的行为描述语句
第7章 系统任务和编译预处理语句
第8章 VERILOG HDL可综合设计的难点解析
第9章 高级逻辑设计思想与代码风格
第10章 可综合状态机开发实例
第11章 常用逻辑的VERILOG HDL实现
第12章 XILINX硬核模块的VERILOG HDL调用
第13章 串口接口的VERILOG HDL设计-A good verilog of PPT on Chapter 1 of EDA Design and Verilog HDL language outlined in Chapter 2 based on Verilog HDL and development platform Operations Guide Chapter 3 Verilog HDL program structure VERILOG HDL languages Chapter 4 Chapter 5 for the basic elements of an integrated behavioral description statement in Chapter 6 for the verification and simulation of the behavior of the system described in Chapter 7 mission statements and prepared statements compiled in Chapter 8 VERILOG HDL design can be integrated Difficulties in Chapter 9, advanced logic design and coding style Chapter 10 Comprehensive state machine instance can be developed in Chapter 11 to achieve common logic VERILOG HDL Chapter 12 XILINX hard core module VERILOG HDL called Chapter 13 Serial Interface VERILOG HDL design Platform: |
Size: 27825152 |
Author:lyy |
Hits:
Search - Verilog HDL P