Welcome![Sign In][Sign Up]
Location:
Search - Verilog jijia

Search list

[VHDL-FPGA-VerilogJIJIAQI

Description: Quartus II工程压缩文件,是一个典型的基于FPGA的计价器工程项目,有有限状态机、50MHz分频、计数、译码、动态扫描等模块。-Quartus II project files, is a typical FPGA-based project of the meter, there are finite state machine, 50MHz frequency, counting, decoding, dynamic scanning module.
Platform: | Size: 795648 | Author: kg21kg | Hits:

CodeBus www.codebus.net