Location:
Search - Virtex 4
Search list
Description: xilinx virtex constraint
Platform: |
Size: 494592 |
Author: flight_bai |
Hits:
Description: VHDL编写的PCI代码,PCI2.2兼容,Xillinx Virtex与Spantan II 优化,33M主频,32位宽度,全目标功能等.-prepared by the PCI VHDL code, PCI2.2 compatible Xillinx Virtex II and Spantan optimized route speed, 32-bit width, the whole objective functions.
Platform: |
Size: 844800 |
Author: citybus |
Hits:
Description: xilinx的嵌入式开发xps，virtex-4的mini开发板手册-Xilinx Embedded Development xps, Virtex-4 mini manual development board
Platform: |
Size: 194560 |
Author: 王前 |
Hits:
Description: xilinx的嵌入式开发xps，virtex-4的说明文档-Xilinx Embedded Development xps, Virtex-4 documentation
Platform: |
Size: 595968 |
Author: 王前 |
Hits:
Description: xilinx的嵌入式开发xps，virtex-4的401开发板用户手册-Xilinx Embedded Development xps, Virtex-4 401 development board user manual
Platform: |
Size: 2046976 |
Author: 王前 |
Hits:
Description: xilinx的嵌入式开发xps，virtex-4的450开发板用户手册-Xilinx Embedded Development xps, Virtex-4 of 450 development board user manual
Platform: |
Size: 707584 |
Author: 王前 |
Hits:
Description: xilinx的嵌入式开发xps，virtex-4的dsp发板用户手册-Xilinx Embedded Development xps, Virtex-4 dsp the board user manual
Platform: |
Size: 636928 |
Author: 王前 |
Hits:
Description: 在FPGA系统设计中，要达到性能最大化需要平衡具有混合性能效率的元器件，包括逻辑构造(fabric)、片上存储器、DSP和I/O带宽。在本文中，我将向你解释怎样能在追求更高系统级性能的过程中受益于Xilinx® 的Virtex™ -5 FPGA构建模块，特别是新的ExpressFabric™ 技术。以针对逻辑和算术功能的量化预期性能改进为例，我将探究ExpressFabric架构的主要功能。基于实际客户设计的基准将说明Virtex-5ExpressFabric技术性能平均比前一代Virtex-4 FPGA要高30％。-in FPGA system design to achieve maximum performance with the need to balance the efficiency of the mixed performance components including logical structure (fabric), on-chip memory, DSP and I/O bandwidth. In this article, I will explain how you can in the pursuit of higher system-level performance of the process to benefit from Xilinx
Platform: |
Size: 97280 |
Author: yaoming |
Hits:
Description: This the 8th release of PicoBlaze for Spartan-3, Spartan-3E Virtex-II, Virtex-IIPro and
Virtex-4 devices
by Picoblaze -This the 8th release of PicoBlaze for Spartan-3, Spartan-3E Virtex-II, Virtex-IIPro and Virtex-4 devicesby Picoblaze
Platform: |
Size: 1513472 |
Author: 王斯弘 |
Hits:
Description: Xilinx Virtex 4 ML405开发平台的原理图
设置引脚文件的时候可以用到 -Xilinx Virtex 4 ML405 development platform schematic pin settings file can be used when
Platform: |
Size: 521216 |
Author: 马亮 |
Hits:
Description: virtex-4 datasheet
Platform: |
Size: 23353344 |
Author: 王利强 |
Hits:
Description: Xilinx公司 Virtex4 FPGA官方评估板的电路原理图和相应的PCB文件。是Virtex FPGA硬件电路设计的典范参考设计。其中，PCB文件是PADS格式。-Xilinx company official Virtex4 FPGA evaluation board circuit schematic diagram and the corresponding PCB document. Virtex FPGA is the hardware circuit design model for reference design. Which, PCB document format PADS.
Platform: |
Size: 1281024 |
Author: 程宣 |
Hits:
Description: Xilinx is disclosing this Specification
? 第 1 章“EMIF 概述”，概述 Texas Instruments EMIF。
? 第 2 章“Virtex-II 系列或 Spartan-3 FPGA 到 EMIF 的设计”描述将 TI TMSC6000
EMIF 连接到 Virtex?-II 系列或 Spartan?-3 FPGA 的实现。
? 第 3 章“Virtex-4 FPGA 到 EMIF 的设计” 描述将 TI TMS320C64x EMIF 连接到
Virtex-4 FPGA 的实现。
? 第 4 章“参考设计” 提供参考设计的目录结构和参考设计文件的链接。
? 附录 A “Virtex-4 ISERDES 样本代码” 提供 Virtex-4 实现的样本代码列表。
? 附录 B “EMIF 寄存器域描述” 定义 TI DSP 寄存器域。
? 附录 C “相关参考文件” 提供相关文档的链接-Xilinx is disclosing this Specification? Chapter 1
Platform: |
Size: 669696 |
Author: xujj |
Hits:
Description: DDR SDRAM控制器的VHDL源代码，含详细设计文档。
The DDR, DCM, and SelectI/O™ features in the Virtex™ -II architecture make it the perfect
choice for implementing a controller of a Double Data Rate (DDR) SDRAM. The Digital Clock
Manager (DCM) provides the required Delay Locked Loop (DLL), Digital Phase Shift (DPS),
and Digital Frequency Synthesis (DFS) functions. This application note describes a controller
design for a 16-bit DDR SDRAM. The application note and reference design are enhanced
versions of XAPP200 targeted to the Virtex-II series of FPGAs. At a clock rate of 133 MHz,
16-bit data changes at both clock edges. The reference design is fully synthesizable and
achieves 133 MHz performance with automatic place and route tools.-DDR SDRAM controller VHDL source code, including detailed design documents. The DDR, DCM, and SelectI/O
Platform: |
Size: 132096 |
Author: xbl |
Hits:
Description: xilinx Virtex-4 fpga开发板（ML402,ML403等）的使用入门手册-xilinx Virtex-4 fpga development board [ML402, ML403, etc.] Getting Started Manual
Platform: |
Size: 596992 |
Author: JET |
Hits:
Description: Virtex™ -5 系列提供 FPGA 市场中最新最强大的功能。Virtex-5 系列采用第二代 ASMBL™ （高级硅片组合模块）列式架构， 包含四种截然不同的平台（子系列），比此前任何 FPGA 系列提供的选择范围都大。每种平台都包含不同的功能配比，以满 足诸多高级逻辑设计的需求。-Virtex ™ -5 family provides the latest FPGA market, the most powerful features. Virtex-5 series using second-generation ASMBL ™ (combination of advanced silicon module) out-style architecture, contains four distinct platforms (sub-series), than any previous FPGA family offers the range of options are large. Each platform contains different functional ratio, to meet the many needs of advanced logic design.
Platform: |
Size: 277504 |
Author: 高超 |
Hits:
Description: EDK 9.1 MicroBlaze Tutorial in Virtex-4
Platform: |
Size: 459776 |
Author: 程灵燕 |
Hits:
Description: Virtex-II Pro _ Virtex-II Pro X 完整数据手册(包含全部4个模块)；XtremeDSP开发套件Pro用户指南；及如何利用ML300 Virtex-II Pro开发系统着手开始搭建系统。-Virtex-II Pro _ Virtex-II Pro X Full Data Sheet (includes all four modules) XtremeDSP Development Kit Pro User Guide and how to use the ML300 Virtex-II Pro Development System getting started to build the system.
Platform: |
Size: 7115776 |
Author: 福东方 |
Hits:
Description: High-Performance DSP Using Virtex-4 FPGAs,very detail-High-Performance DSP Using Virtex-4 FPGAs, very detail
Platform: |
Size: 644096 |
Author: bobor |
Hits:
Description: VIRTEX-4 FX12 MINI-MODULE
Platform: |
Size: 194560 |
Author: cary |
Hits: