Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - arithmetic logical unit vhdl

Search list

[VHDL-FPGA-Verilog] ALU

Description: 算数逻辑单元，实现算数加、减，加1、减1运算和逻辑与、或、非和传递-Arithmetic logic unit, to achieve arithmetic add, subtract, plus one, minus one operation and logical AND, OR, and transmission of non-
Platform: | Size: 303104 | Author: 龙一 | Hits:

[Other] cpu

Description: 包括1) 时钟发生器 2) 指令寄存器 3) 累加器 4) RISC CPU算术逻辑运算单元 5) 数据控制器 6) 状态控制器 7) 程序计数器 8) 地址多路器 -1) clock generator 2) instruction register 3) accumulator 4) RISC CPU arithmetic logical unit 5) of the data controller 6) state controller 7), the program counter 8) address multiplexer
Platform: | Size: 440320 | Author: liuying | Hits:

[VHDL-FPGA-Verilog] summator

Description: 加法器是产生数的和的装置。常用作计算机算术逻辑部件，执行逻辑操作、移位与指令调用。在电子学中，加法器是一种数位电路，其可进行数字的加法计算。在现代的电脑中，加法器存在于算术逻辑单元之中。 加法器可以用来表示各种数值，如：BCD、加三码，主要的加法器是以二进制作运算。加法器可以用组合逻辑电路实现也可以用VHDL语言实现。-Adder is generated and the number of devices. Arithmetic logic unit is used as a computer, perform logical operations, shift and command call. In electronics, a digital adder circuit, the addition of numbers can be calculated. In the modern computer, the adder being present in the arithmetic logic unit. Adder can be used to represent various values, such as: BCD, plus three yards, the major operator for a binary adder. Adder combinational logic circuit can also use VHDL language.
Platform: | Size: 26624 | Author: 王伟 | Hits:

[VHDL-FPGA-Verilog] SSALU

Description: VHDL设计8位算术逻辑单元（alu），实现清零、逻辑乘、逻辑加、逻辑异或、算术加、逻辑左移一位、逻辑右移一位等功能-VHDL design eight the arithmetic/logic unit (alu), realize the reset, logic, logic and, by different or, arithmetic and logic, logical moves left a, logic move to the right a etc.
Platform: | Size: 1485824 | Author: kzelf | Hits:

CodeBus www.codebus.net