Welcome![Sign In][Sign Up]
Location:
Search - barrel shifter verilog

Search list

[VHDL-FPGA-Verilogbarrel_shifter

Description: VHDL实现的桶型移位器,能在一个时钟周期实现对数据的(0-12位)算术右移-VHDL implementation of a barrel—shifter, able to achieve at one clock cycle of data (0-12 bit) Arithmetic Shift Right
Platform: | Size: 1024 | Author: 过时无双 | Hits:

[VHDL-FPGA-VerilogBarrel_shifter

Description: verilog语言的桶形移位器,实验课上做的,大家别见笑-Barrel shifter
Platform: | Size: 3631104 | Author: zhangrongfei | Hits:

[VHDL-FPGA-VerilogMove071221133_32

Description: 用Verilog HDL语言或VHDL语言来编写,实现32位的桶形移位器。 并在Quartus Ⅱ上实现模拟仿真;-With the Verilog HDL language or VHDL language to write to achieve 32-bit barrel shifter. To achieve in the Quartus Ⅱ simulation
Platform: | Size: 818176 | Author: 于伟 | Hits:

[VHDL-FPGA-Verilogshifter32

Description: 32位桶形移位器,verilog语言书写-barrel shifter
Platform: | Size: 2160640 | Author: 刘君 | Hits:

[VHDL-FPGA-Verilogmove

Description: 桶形移位器,运用Verilog语言,编程实现,仿真正确,顺利执行。-Barrel shifter, the use of Verilog language, programming, simulation is correct, the successful implementation.
Platform: | Size: 313344 | Author: uyuy0401 | Hits:

[VHDL-FPGA-VerilogBarrel-shifter-design-report

Description: 实现变量移位操作的32-bit桶形移位寄存器;实现DES算法的数据路径设计及控制路径设计,有仿真和附录verilog代码 -Variable shift operations to achieve 32-bit barrel shifter implement the DES algorithm data path and control path design design
Platform: | Size: 33792 | Author: BOBO | Hits:

[VHDL-FPGA-VerilogARM-barrel-shifter

Description: 用verilog描述语言实现的桶形移位器。-Description language with verilog barrel shifter.
Platform: | Size: 980992 | Author: | Hits:

[VHDL-FPGA-VerilogBarrel-shifter

Description: 用verilog编写的16位桶形移位器代码-Written in verilog code for 16-bit barrel shifter
Platform: | Size: 77824 | Author: tang | Hits:

[VHDL-FPGA-VerilogARM_shift_32bits

Description: ARM架构下的32位桶形移位器的verilog源码-32-bit barrel shifter verilog ARM architecture of the source
Platform: | Size: 1024 | Author: daniel | Hits:

[VHDL-FPGA-VerilogMIPS_shift_8bits

Description: ARM架构下的8位桶形移位器的verilog源码-8 barrel shifter ARM architecture of verilog source
Platform: | Size: 376832 | Author: daniel | Hits:

[VHDL-FPGA-VerilogMIPS_shift_32bits

Description: MIPS架构下的32位桶形移位器的verilog源码-32-bit barrel shifter verilog MIPS architecture of the source
Platform: | Size: 709632 | Author: daniel | Hits:

[VHDL-FPGA-Verilogpid

Description: It is a verilog code for a vedic multiplier using a barrel shifter
Platform: | Size: 1024 | Author: gopee | Hits:

[VHDL-FPGA-Verilogbarrelshifter

Description: Here is barrel shifter source code with verilog language
Platform: | Size: 173056 | Author: yaqub | Hits:

[VHDL-FPGA-Verilogbarrel-shifter-verilog

Description: this code is used for implementation of barrel shifter using verilog language
Platform: | Size: 2048 | Author: appolo | Hits:

CodeBus www.codebus.net