Description: 介绍了除法器的设计，采用verilogHDL语言，利用modelsim仿真验证，压缩包中包含了流程图-Introduced the divider design, using verilogHDL language, the use of ModelSim simulation, compressed package that contains a flow chart Platform: |
Size: 83968 |
Author:yaoyongshi |
Hits:
Search - booth algorithm divider