Description: the booth algorithm to implement the 32bits multiplication.-the booth algorithm to implement the 32bit 's multiplication. Platform: |
Size: 56320 |
Author:王琪 |
Hits:
Description: 本文设计了一种可以实现16位有符号/无符号二进制数乘法的乘法器。该乘法器采用了补码一位乘（Booth算法), 简化了部分积的数目, 减少了某些加法运算,从而提高了运算速度。该乘法器利用Verilog代码实现，通过Modelsim软件对相应的波形进行仿真验证，并通过QuartusII软件对源码进行编译综合。-This paper designed a 16 signed/unsigned binary number multiplication of the multiplier can be achieved. The multiplier complement a multiply (Booth algorithm), simplifying the number of partial product, reducing some of the addition operation, thereby improving the operation speed. The multiplier Verilog code through Modelsim software on the corresponding waveform simulation, source code compile comprehensive and through QuartusII software. Platform: |
Size: 5754880 |
Author:hxy |
Hits:
Description: verilog程序源码，实现两个16bit数乘法，使用booth算法，一种基于状态机实现，分层层次为datapath与controller两个子模块，testBench测试通过
-verilog program source code, and two 16bit multiplication using booth algorithm, based on the state machine implementation, the hierarchical level for the datapath and controller two sub-modules testBench tested Platform: |
Size: 2048 |
Author:lease |
Hits:
Search - booth multiplication verilog code