Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - cla vhdl

Search list

[Other resource] CLA

Description: 超前进位加法器得VHDL实现小点资料代码
Platform: | Size: 824 | Author: long | Hits:

[VHDL-FPGA-Verilog] CORDIC01

Description: CORDIC算法的硬件实现 用的verilog语言-CORDIC algorithm Hardware Implementation of the Verilog language
Platform: | Size: 221184 | Author: 李文文 | Hits:

[MPI] CLA

Description: 超前进位加法器得VHDL实现小点资料代码-CLA was a small point of information VHDL code
Platform: | Size: 1024 | Author: long | Hits:

[VHDL-FPGA-Verilog] trueif

Description: 一个超前进位加法器（及其testbench) .v文件-A CLA (and its testbench). V file
Platform: | Size: 1024 | Author: QU YIFAN | Hits:

[VHDL-FPGA-Verilog] adder_32

Description: 超前进位加法器是通常数字设计所必备的，本程序为32位超前进位加法器-CLA is usually necessary for digital design, the procedure for 32-bit CLA
Platform: | Size: 1024 | Author: zhaohongliang | Hits:

[MPI] adder

Description: 运用VHDL语言实现四位超前进位加法器。-VHDL language using the four CLA.
Platform: | Size: 4096 | Author: 吴伟 | Hits:

[VHDL-FPGA-Verilog] CLA.VHDL.CODE

Description: cla vhdl code with a picture files.
Platform: | Size: 339968 | Author: YD | Hits:

[Windows Develop] adder

Description: 8位cla，采用for结构，可以扩张成32位或者16位-8 cla, used for the structure, you can expand into a 32-bit or 16-bit
Platform: | Size: 36864 | Author: sigma | Hits:

[VHDL-FPGA-Verilog] HG_chufaqi_clajiafaqi

Description: VHDL基-16位的无符号除法器，超前进位加法器可改位数。-VHDL-based-16 bit unsigned divider, CLA can be the median.
Platform: | Size: 2048 | Author: Huanggeng | Hits:

[Books] VHDL

Description: A gate level implementation of a Booth Encoded Radix-4 24 bit multiplier with VHDL code in structural form. Carry-save adder and hierarchical CLA adder is used for the component adders in the design. The 12 partial products is a Wallace Adder Tree built from Carry-save adder using 3 to 2 reduction. A hierarchical CLA ( Carry-look-Ahead Adder ) adder is used for the final product generation. -A gate level implementation of a Booth Encoded Radix-4 24 bit multiplier with VHDL code in structural form. Carry-save adder and hierarchical CLA adder is used for the component adders in the design. The 12 partial products is a Wallace Adder Tree built from Carry-save adder using 3 to 2 reduction. A hierarchical CLA ( Carry-look-Ahead Adder ) adder is used for the final product generation.
Platform: | Size: 7168 | Author: Michael Lee | Hits:

[VHDL-FPGA-Verilog] cla-adder

Description: cla adder code in vhdl
Platform: | Size: 8192 | Author: nirjhar | Hits:

[VHDL-FPGA-Verilog] Project-Final-Requirements

Description: that a VHDL code with comparison between CLA and CRA adders modlism project
Platform: | Size: 566272 | Author: guctiida | Hits:

[VHDL-FPGA-Verilog] Lab3

Description: A Combinationa Divider Design in VHDL -- homework in ASIC & FPGA Design cla-A Combinationa Divider Design in VHDL-- homework in ASIC & FPGA Design class
Platform: | Size: 492544 | Author: rusty | Hits:

[VHDL-FPGA-Verilog] Lab3B

Description: A Sequential Divider Design in VHDL -- homework in ASIC & FPGA Design cla-A Sequential Divider Design in VHDL-- homework in ASIC & FPGA Design class
Platform: | Size: 732160 | Author: rusty | Hits:

[Other] claa

Description: vhdl code of 4 bir CLA
Platform: | Size: 96256 | Author: shrey | Hits:

[assembly language] 32-bit-cla-adder

Description: This a code that describe 32 bit carry look ahead adder in VHDL(32 bit CLA).-This is a code that describe 32 bit carry look ahead adder in VHDL(32 bit CLA).
Platform: | Size: 1024 | Author: hskim | Hits:

[Other] CLA

Description: CLA adder:use vhdl to write the carry-lookahead adder which is a type of adder used in digital logic-CLA adder
Platform: | Size: 1024 | Author: awen | Hits:

CodeBus www.codebus.net