Welcome![Sign In][Sign Up]
Location:
Search - dcfifo testben

Search list

[VHDL-FPGA-Verilogasynch_fifo

Description: FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输,已验证,直接可用-FPGA VERILOG using DCFIFO realize cross-clock domain data transfer, has been verified, directly available
Platform: | Size: 1028096 | Author: alison | Hits:

CodeBus www.codebus.net