Welcome![Sign In][Sign Up]
Location:
Search - desin

Search list

[DirextXdevelop-net

Description: Sigma Design SDK source
Platform: | Size: 1629184 | Author: 9000h | Hits:

[Successful incentivecam

Description: Desin 1 simple CPU. important module
Platform: | Size: 1024 | Author: vhp | Hits:

[Windows Developdesingn

Description: 关于USB输入输出文档,多线程测试,支持大批量读写USB-On the USB input and output files, multi-threaded test, read and write support for high-volume USB
Platform: | Size: 7168 | Author: 汪赛虎 | Hits:

[CSharpSharpDevelop_analyze_5_WinFormDesigner

Description: 这是利用SharpDevelop 开发的一个自定义Form 的程序-This project is using SharpDevelop to develop “Used Form desin " , just like VS
Platform: | Size: 140288 | Author: 李卫东 | Hits:

[VHDL-FPGA-Verilogsystemverilog

Description: system verilog 是国际流行的设计和验证语言,根据语言的特点分为两部分:for设计和for验证。另外一种书是介绍如何应用system verilog, 如果你要用syntem verilog, 推荐先读一下。-system verilog is popular hardware design and verification language. The languange compose of two part: systemverilog for desin , system verilog for test . in the rar package , a book introducing system verilog is recommanded.
Platform: | Size: 6114304 | Author: jhv | Hits:

[OS programBTCS2

Description: fortran for desin home atleast1
Platform: | Size: 1024 | Author: rasool | Hits:

[OS programftcs

Description: fortran for desin home atleast
Platform: | Size: 149504 | Author: rasool | Hits:

[OS programsali1

Description: fortran for desin home atleast
Platform: | Size: 126976 | Author: rasool | Hits:

[OS programlax

Description: fortran for desin home atleast
Platform: | Size: 1024 | Author: rasool | Hits:

[OS programlaxwendroff

Description: fortran for desin home atleast
Platform: | Size: 241664 | Author: rasool | Hits:

[Otherusb1.1_spec

Description: 专门为串行通信usb接口设定的标准规范,这是一个很有用的文档说明-usb1.1 design spec for the usb desin is very useful
Platform: | Size: 1271808 | Author: 陈俊 | Hits:

[Software Engineeringcrestfactor

Description: understanding of powerfactor,crest factor and surge factor which is important for any power electronics desin g
Platform: | Size: 54272 | Author: vikas mathur | Hits:

[SCMdesin

Description:
Platform: | Size: 1089536 | Author: 梁子森 | Hits:

[JSP/JavaJAVA-desin

Description: 有关JAVA的编写教程及其1001个实例。-JAVA tutorial on the preparation of its 1001 instance.
Platform: | Size: 3691520 | Author: baixuwei | Hits:

[Embeded-SCM DevelopDesin

Description: 内弹道测速器设计Design of interior ballistics gun-Design of interior ballistics gun
Platform: | Size: 2153472 | Author: | Hits:

[VHDL-FPGA-Verilogfir_filt

Description: FIR Filter desin in Xilix FPGA
Platform: | Size: 161792 | Author: jai | Hits:

[Software EngineeringPCB-desin

Description: 1、如何选择PCB板材? 选择PCB板材必须在满足设计需求和可量产性及成本中间取得平衡点。设计需求包含电气和机构这两部分。通常在设计非常高速的PCB板子(大于GHz的频率)时这材质问题会比较重要。例如,现在常用的FR-4材质,在几个GHz的频率时的介质损(dielectric loss)会对信号衰减有很大的影响,可能就不合用。就电气而言,要注意介电常数(dielectric constant)和介质损在所设计的频率是否合用。 -1, how to choose the PCB board? Select the PCB board must meet the design requirements and production and cost the middle point of balance. Design requirements include both electrical and body parts. Usually very high-speed PCB design board (greater than GHz frequencies) when this problem would be more important material. For example, the now commonly used FR-4 material, the frequency of several GHz, the media loss (dielectric loss) would have great impact on signal attenuation may not be combined. The electrical, in order to pay attention to the dielectric constant (dielectric constant) and media loss in the suitability of the design frequency.
Platform: | Size: 124928 | Author: tony | Hits:

[VHDL-FPGA-VerilogClckGen

Description: Clock generator, simple desin
Platform: | Size: 31744 | Author: groao | Hits:

[Windows DevelopDesing-Mode

Description: 学习C++,必看的模式设计,方便软件工程程序代码构建等。-C++ design mode to let you know the desin
Platform: | Size: 6699008 | Author: 胡晓斌 | Hits:

[Windows DevelopCPPClass-Mode-desin

Description: 介绍类的设计方法,提高程序的质量,帮助开发高效C++程序。-The class design method.
Platform: | Size: 1349632 | Author: mawb | Hits:
« 12 »

CodeBus www.codebus.net