Welcome![Sign In][Sign Up]
Location:
Search - digital combinational circuit

Search list

[Other462RED

Description: 数字电路中的组合逻辑电路,看看,挺有用的。-Digital circuit in the combinational logic circuit to see, quite useful.
Platform: | Size: 306176 | Author: 清婉如 | Hits:

[OtherWR1345

Description: 介绍数字电路中的组合逻辑电路,个人认为挺不错的。-Introduction of digital circuit in the combinational logic circuit, individuals think quite good.
Platform: | Size: 373760 | Author: 清婉如 | Hits:

[OtherA_First_Couse_in_Digital_Systems_Design_An_Integra

Description: 数字系统设计基础教程 本书将数字系统作为一个整体的系统,并按层次结构对数字系统进行划分和论述。论题涉及了数字系统技术的各个方面,如:数制、编码、布尔代数、逻辑门、组合逻辑设计、时序电路、VHDL基本概念、VLSI设计基本概念、CMOS逻辑电路和硅芯片、存储器部件、计算机原理和计算机体系结构基础知识等等。本书将传统的数字电路知识和现代技术相结合,适于大专院校相关专业的学生作教科书之用。 -Digital System Design Essentials book digital system as a whole system, together with a hierarchical structure of digital systems division and expositions. Topics related to digital systems in all aspects of technology, such as: the number system, coding, Boolean algebra, logic gates, combinational logic design, sequential circuits, VHDL basic concepts, VLSI design of the basic concepts, CMOS logic circuits and silicon chips, memory components, computer principles and basic knowledge of computer architecture and so on. This book will be a traditional digital circuit knowledge and modern technology, suitable for students of the relevant professional institutions for use in textbooks.
Platform: | Size: 18207744 | Author: 陨星 | Hits:

[Othershuzidianzizhong

Description: 此次设计与制做数字钟就是为了了解数字钟的原理,从而学会制作数字钟.而且通过数字钟的制作进一步的了解各种在制作中用到的中小规模集成电路的作用及实用方法.且由于数字钟包括组合逻辑电路和时叙电路.通过它可以进一步学习与掌握各种组合逻辑电路与时序电路的原理与使用方法.-Design and production of the digital clock digital clock in order to understand the principle, so learn to create digital clock. But also through the production of digital clock further understanding of the production of integrated circuits used in the role of small and medium-sized and practical methods. And As the digital clock including the combinational logic circuit and the circuit when Syria. through its further study and master the various combinations of logic circuits and sequential circuits Principle and usage.
Platform: | Size: 766976 | Author: liuyunlong | Hits:

[File Formatshuziluoji

Description: 数字逻辑基础知识与习题指导:数制及编码,逻辑代数基础,逻辑门电路,组合逻辑电路等-Digital logic based on knowledge and exercise guidance: Number System and coding, the basis of logic algebra, logic gates, combinational logic circuit, etc.
Platform: | Size: 2169856 | Author: wwz | Hits:

[Otherss

Description: 集成音频功率放大器电路是一种可以采用数控方式产生计数脉冲实现音量调节的装置, 从原理上讲是一种典型的数字电路和模拟集成电路的组合和综合运用,因此,我们此次设计就是为了了解数控电路和功率放大电路的原理,从而学会制作数字控制电路而且通过制作进一步的了解各种在制作中用到的中小规模集成电路的作用及实用方法.且由于数字钟包括组合逻辑电路和时叙电路.通过它可以进一步学习与掌握各种组合逻辑电路与时序电路的原理与使用方法。-Audio power amplifier integrated circuit is a way to use digital pulse counting device to adjust the volume to achieve, from the principle of speaking is a typical digital circuit and analog integrated circuits and integrated use of the combination, so we design is the In order to understand the numerical control circuit and power amplifier circuit principle, and thus learn to create digital control circuit and further understanding through the production of all kinds in the production of integrated circuits used in the role of small and medium-sized and practical method. and as a result of the number of minutes, including combinational logic circuit and when the circuit Syria. through its further study and master the various combinations of logic circuits and sequential circuits and the use of the principle.
Platform: | Size: 485376 | Author: 金静 | Hits:

[OtherDigitalCircuitExerciseAnswer

Description: 电子技术基础(第五版数字部分)康华光 课后习题解答 1 数字逻辑概论 2 逻辑代数与硬件语言描述 3 逻辑门电路 4 组合逻辑电路 5 锁存器和触发器 6 时序逻辑电路 7 存储器 8 脉冲波形的变换与产生 9 数模与模数转换器-The basis of electronic technology (the fifth edition of the digital part), Culture and Sport Exercise Huaguang answer after 1 Introduction to digital logic 2 logic algebra 3 with hardware description languages logic gate circuit 4 combinational logic circuit 5 latches and flip-flop 6 sequential logic circuit 7 pulse waveform memory 8 the transformation and have a digital-to-analog and analog 9
Platform: | Size: 305152 | Author: zhaocuiqin | Hits:

[SCMshuzhiluoj

Description: 把时序逻辑电路设计和组合逻辑电路设计相结合,设计一个有实际应用的数字逻辑电路余3码转换成2421 BCD 码-The sequential logic circuit design and the design of combinational logic circuit by combining the design of a practical application of digital logic circuits into three yards more than 2421 BCD code
Platform: | Size: 63488 | Author: 王火华 | Hits:

[OtherDigitalLogic

Description: 组合逻辑电路、时序逻辑电路及数字逻辑电路系统的设计、安装、测试方法-Combinational logic circuits, sequential logic circuits and digital logic circuit system design, installation, testing methods
Platform: | Size: 89088 | Author: HQR | Hits:

[SCMmain

Description: 数字钟是一种用数字电路技术实现时、分、秒计时的装置,与机械式时钟相比具有更高的准确性和直观性,且无机械装置,具有更更长的使用寿命,因此得到了广泛的使用。数字钟从原理上讲是一种典型的数字电路,其中包括了组合逻辑电路和时序电路。目前,数字钟的功能越来越强,并且有多种专门的大规模集成电路可供选择-Digital Clock is a digital circuit technology with the hours, minutes, seconds, timing devices, as compared with the mechanical clock has a higher accuracy and intuitive, and no mechanical devices, with more longer life, so be a wide range of use. Digital clock from the principle of speaking, is a typical digital circuits, including combinational logic circuits and sequential circuits. At present, the digital clock and more powerful, and there are a variety of specialized large scale integrated circuits to choose from
Platform: | Size: 3072 | Author: 华成 | Hits:

[OtherVhdlProgramExampleSet

Description: 数字电路EDA入门—VHDL程序实例集。介绍了VHDL设计的基础知识,组合电路,时序电路,数字电路等内同,内含多个实例。-EDA Start-VHDL digital circuit program example set. Introduces the basics of VHDL design, combinational circuits, sequential circuits, digital circuits within the same, containing multiple instances.
Platform: | Size: 2980864 | Author: 夏燕苹 | Hits:

[BooksFPGAtextbook

Description: 本教程主要分为以下几个部分,Max+plusⅡ和QuartusⅡ软件介绍;组合逻辑电路实验;时序逻辑电路实验;数字电路系统设计实验(高级实验);实践训练项目。数字电路系统设计实验和实践训练项目可以选作为课程设计或课程实训的项目。课程设计或课程实训也可以利用硬件提供的MCU 单元结合软硬件进行设计。 本教程适用于应用电子技术专业、自动检测与仪表专业、电子信息专业、计算机控制专业、计算机应用专业等专业的电子设计类课程的教学实验及课程设计使用。-This tutorial is divided into the following sections, Max+ plus Ⅱ and software introduced Quartus Ⅱ combinational logic circuit experiment sequential logic circuit experiment digital circuit design experiments (Advanced Experimental) practical training program. Digital circuit design experiments and practical training projects can be chosen as the training curriculum or course design project. Training curriculum or course can also use the combination of hardware, software and hardware to provide the MCU unit design. This tutorial applies to the professional application of electronic technology, automatic detection and Instrument Engineering, Electronic Information, computer control of a professional, computer applications in electronic design professionals and other professional courses in teaching and curriculum design using experimental.
Platform: | Size: 1732608 | Author: | Hits:

[Documents200971617402035228

Description: 数字钟的设计用到,数制、基本逻辑运算、逻辑门电路、组合逻辑电路、触发器、时序逻辑电路、脉冲的产生等数字电路知识。-Digital clock design used, number system, basic logic operations, logic gates, combinational logic circuits, flip-flops, sequential logic circuits, pulse generator and digital circuit knowledge.
Platform: | Size: 308224 | Author: 张龙 | Hits:

[SCMAnalysis_of_digital_circuits_combinational_logic_c

Description: 数字电路组合逻辑电路分析教程Analysis of digital circuits combinational logic circuits tutorial-Digital circuits combinational logic circuit analysis tutorial Analysis of digital circuits combinational logic circuits tutorial
Platform: | Size: 319488 | Author: 7h | Hits:

[VHDL-FPGA-Verilogsummator

Description: 加法器是产生数的和的装置。常用作计算机算术逻辑部件,执行逻辑操作、移位与指令调用。在电子学中,加法器是一种数位电路,其可进行数字的加法计算。在现代的电脑中,加法器存在于算术逻辑单元之中。 加法器可以用来表示各种数值,如:BCD、加三码,主要的加法器是以二进制作运算。加法器可以用组合逻辑电路实现也可以用VHDL语言实现。-Adder is generated and the number of devices. Arithmetic logic unit is used as a computer, perform logical operations, shift and command call. In electronics, a digital adder circuit, the addition of numbers can be calculated. In the modern computer, the adder being present in the arithmetic logic unit. Adder can be used to represent various values, such as: BCD, plus three yards, the major operator for a binary adder. Adder combinational logic circuit can also use VHDL language.
Platform: | Size: 26624 | Author: 王伟 | Hits:

[VHDL-FPGA-VerilogVHDL-program--samples-book

Description: VHDL程序实例集,其主要内容包括:用VHDL设计的组合电路、时序电路、数字综合电路、电路图输入法要领概述、实用VHDL语句等。-VHDL instance set, the main contents include: VHDL design of combinational circuits, sequential circuits, digital integrated circuit schematic input method essentials outlines, practical VHDL statement.
Platform: | Size: 2982912 | Author: zhangfei | Hits:

[VHDL-FPGA-Verilogqi-duan-yi-ma-qi

Description: 七段数码是纯组合电路,通常的小规模专用IC,如74或4000系列的器件只能作十进制BCD码译码,然而数字系统中的数据处理和运算都是2进制的,所以输出表达都是16进制的,为了满足16进制数的译码显示,最方便的方法就是利用译码程序在FPGA\CPLD中来实现。本实验作为7段译码器,输出信号LED7S的7位分别是g、f、e、d、c、b、a,高位在左,低位在右。例如当LED7S输出为“1101101”时,数码管的7个段g、f、e、d、c、b、a分别为1、1、0、1、1、1、0、1。接有高电平段发亮,于是数码管显示“5”。-Seven-Segment is a pure combinational circuit, usually small-scale special IC, such as 74 or 4000 Series devices only for decimal BCD decoding, digital systems, however data processing and operations are binary, so the output expression hexadecimal, in order to meet the decoding of the hex number display, the most convenient way is to use a decoding program to implement in the FPGA \ CPLD. In this study, as a 7-segment decoder, the output signal LED7S 7 g, f, e, d, c, b, a, high in the left, low on the right. For example, when LED7S output for " 1101101" digital tube 7 paragraph g, f, e, d, c, b, a, respectively 1,1,0,1,1,1,0,1. Access the high level segment shiny, so the digital display " 5" .
Platform: | Size: 3072 | Author: xuling | Hits:

[VHDL-FPGA-Verilog24DECODERDATA.v

Description: In digital electronics, a binary decoder is a combinational logic circuit that converts a binary integer value to an associated pattern of output bits. They are used in a wide variety of applications, including data demultiplexing, seven segment displays, and memory address decoding.
Platform: | Size: 13312 | Author: ece | Hits:

[Delphi VCLnexys4-ddr_sw_demo

Description: The Nexys4 DDR board is a complete, ready-to-use digital circuit development platform based on the latest Artix-7™ Field Programmable Gate Array (FPGA) Xilinx® . With its large, high-capacity FPGA (Xilinx part number XC7A100T-1CSG324C), generous external memories, and collection of USB, Ethernet, and other ports, the Nexys4 DDR can host designs ranging from introductory combinational circuits to powerful embedded processors. Several built-in peripherals, including an accelerometer, temperature sensor, MEMs digital microphone, a speaker amplifier, and several I/O devices allow the Nexys4 DDR to be used for a wide range of designs without needing any other component-The Nexys4 DDR board is a complete, ready-to-use digital circuit development platform based on the latest Artix-7™ Field Programmable Gate Array (FPGA) Xilinx® . With its large, high-capacity FPGA (Xilinx part number XC7A100T-1CSG324C), generous external memories, and collection of USB, Ethernet, and other ports, the Nexys4 DDR can host designs ranging from introductory combinational circuits to powerful embedded processors. Several built-in peripherals, including an accelerometer, temperature sensor, MEMs digital microphone, a speaker amplifier, and several I/O devices allow the Nexys4 DDR to be used for a wide range of designs without needing any other component
Platform: | Size: 1024 | Author: yaseenn | Hits:

[Embeded-SCM Develop至简设计法--万年历

Description: 万年历 工程说明 在FPGA设计中,数字万年历属于小规模集成电路。从原理上来讲,是典型的数字电路,包括组合逻辑电路和时序电路。基于FPGA开发除设计简便、开发成本低、电路简洁等,更具备功能设计灵活方面的优势。 案例补充说明 万年历是记录一定时间范围内的年历,其名称只是一种象征,表示时间跨度大。由于其功能非常常用,且极为方便人们查询使用,因此广泛应用于钟表、历书出版物、电子产品、电脑软件和手机应用等行业中。(Perpetual calendar Engineering description In FPGA design, digital calendar belongs to small scale integrated circuit. In principle, it is a typical digital circuit, including combinational logic circuits and sequential circuits. Based on FPGA development, in addition to simple design, low cost of development, concise circuit, and more flexibility in functional design advantages. Case Supplement Calendar is a record of the calendar within a certain time range, its name is only a symbol, indicating that the time span is large. Because its function is very common, and very convenient for people to use the query, so it is widely used in watches, ephemeris publications, electronic products, computer software and mobile phone application etc..)
Platform: | Size: 59392 | Author: 明德扬科教 | Hits:
« 12 »

CodeBus www.codebus.net