Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - discrete cosine transform vhdl code

Search list

[GDI-Bitmap] DCTdemo

Description: DCT离散余弦变换演示。源代码+测试图片 -DCT discrete cosine transform demonstration. Photo source code testing
Platform: | Size: 199680 | Author: 黄辽 | Hits:

[Graph program] DCT-vhdl

Description: 这是一个二维 8*8块的离散余弦变换(DCT)以及反变换(IDCT)算法,采用VHDL实现-This is a two-dimensional 8* 8 discrete cosine transform (DCT) and inverse transform (IDCT) algorithms using VHDL realize
Platform: | Size: 10240 | Author: liujl | Hits:

[VHDL-FPGA-Verilog] dct

Description: 离散余弦变换的verilog源代码，经过验证可实现-Discrete cosine transform of Verilog source code can be verified
Platform: | Size: 27648 | Author: 罗伟 | Hits:

[VHDL-FPGA-Verilog] DCT_IDCT

Description: 离散余弦变换及反离散余弦变换的HDL代码及测试文件。包括VHDL及Verilog版本。可用途JPEG及MEPG压缩算法。-Discrete cosine transform and inverse discrete cosine transform of the HDL code and test files. Including VHDL and Verilog versions. And MEPG can use JPEG compression algorithm.
Platform: | Size: 29696 | Author: caesar | Hits:

[VHDL-FPGA-Verilog] dct-code

Description: 离散余弦变换的VHDL实现，不错的代码和方法-Discrete cosine transform VHDL realization of good code and methods
Platform: | Size: 30720 | Author: 宋雪兵 | Hits:

[VHDL-FPGA-Verilog] dct

Description: 离散余弦变换的设计源代码以及测试源代码和仿真图-Design of discrete cosine transform source code and test source code and simulation plan
Platform: | Size: 342016 | Author: cong | Hits:

[VHDL-FPGA-Verilog] two_d_dct_serial

Description: Verilog codes for 2D Discrete Cosine Transform (DCT)
Platform: | Size: 37888 | Author: rajkumar | Hits:

[VHDL-FPGA-Verilog] DCT

Description: Discrete Cosine transform VHDL code, with a positive transformation within the inverse transform of the test file.
Platform: | Size: 32768 | Author: hoon | Hits:

[VHDL-FPGA-Verilog] DDDCCT_IDCTi

Description: 离散余弦变换及反离散余弦变换的HDL代码及测试文件。包含VHDL及及Verilog版本。可用途JPEG及MEPG压缩算法 已通过测试。 -The discrete cosine transform and inverse discrete cosine transform HDL code and test files. Contains VHDL and Verilog versions. Can use JPEG and MEPG compression of algorithm has been tested.
Platform: | Size: 30720 | Author: | Hits:

[Compress-Decompress algrithms] dct_idct_latest.tar

Description: VHDL CODE FOR DISCRETE COSINE TRANSFORM
Platform: | Size: 82944 | Author: nanch | Hits:

CodeBus www.codebus.net