Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - div_3

Search list

[Other] div_3

Description: verilog 三分频器 并含仿真文件 波形-Verilog three dividers and documents containing waveform simulation
Platform: | Size: 10551 | Author: yyy | Hits:

[Other] div_3

Description: verilog 三分频器 并含仿真文件 波形-Verilog three dividers and documents containing waveform simulation
Platform: | Size: 10240 | Author: yyy | Hits:

[VHDL-FPGA-Verilog] div_3

Description: 不同方法FPGA/Verilog实现3分频,简单易懂，便于理解-Different methods of FPGA/Verilog realization of 3div frequency, easy-to-read, easy to understand
Platform: | Size: 33792 | Author: yeong | Hits:

[VHDL-FPGA-Verilog] div_3

Description: 用Verilog实现时钟三分频，该代码包含完整的工程文件，可直接运行。-The realization of clock frequency of three Verilog, the code contains the complete engineering documents, can be directly run.
Platform: | Size: 4196352 | Author: 张林 | Hits:

[VHDL-FPGA-Verilog] div_3

Description: 采用Verilog语言对时钟进行3分频，满足系统多时钟频率的要求(3 frequency division of clock in Verilog language to meet the requirement of multi clock frequency of the system)
Platform: | Size: 1126400 | Author: 天威浩荡 | Hits:

CodeBus www.codebus.net