Location:
Search - drc
Search list
Description: 目 錄 1
目 錄
Unix基本指令 第一章
zzzzzzzzzzzz
1.1 本章教學大綱...................................................1-2
1.2 Unix的歷史......................................................1-2
1.3 Unix基本指令簡介..........................................1-5
1.4 編輯器vi.........................................................1-45
1.5 Unix的基本檔案系統.....................................1-51
1.6 相關網站.........................................................1-60
1.7 課後習題相關網站.........................................1-61
CMOS VLSI設計概念與Design Flow 第二章
zzzzzzzzzzzz
2.1 本章教學大綱...................................................2-2
2.2 IC的各種設計方法..........................................2-2
2.3 MOS電晶體....................................................2-10
2.4 CMOS的技術.................................................2-16
2.5 Bottom Up與Top Down設計........................2-25
2.6 Full Custom IC的設計流程............................2-29
2.7 Design Frame work II之檔案結構..................2-33
2.8 CAD/CAE軟體的資料格式標準....................2-40
2.9 國科會晶片實現中心 ( CIC )........................2-42
2.10 作業.................................................................2-44
2 目 錄
第
如何進入Cadence 三章
zzzzzzzzzzzz
3.1 如何進入Cadence.............................................3-2
3.2 如何將Cadence 4.3.X的Lib轉成OPUS-97A 4.4版的Lib......................................................3-4
3.3 建立新的Library............................................3-12
3.4 建立新的cellview...........................................3-17
Schematic 第四章
zzzzzzzzzzzz
4.1 Schematic 指令介紹.......................................4-2
4.2 Schematic繪圖視窗選項介紹..........................4-3
4.3 實作範例：建立一Buffer的Schematic View4-27
4.4 將Schematic View轉出網路檔 (netlist) 的CDL out...................................................................4-30
Symbol 第五章
zzzzzzzzzzzz
5.1 Symbol View快速選擇介紹.............................5-2
5.2 Symbol繪圖視窗選擇項介紹...........................5-4
5.3 實作範例：建立一Buffer的Symbol View...5-22
Layout 第六章
zzzzzzzzzzzz
6.1 Layout View......................................................6-2
6.2 Layer Selection Window (LSW) 視窗..............6-3
6.3 Layout快速選項列介紹...................................6-3
6.4 Layout View繪圖視窗選擇項介紹..................6-6
6.5 實作範例：建立一Buffer的Layout View....6-37
目 錄 3
第
Dracula 七章
zzzzzzzzzzzz
7.1 Dracula介紹.....................................................7-2
7.2 DRC(Design Rule Checking).............................7-2
7.3 DRC錯誤範例說明........................................7-15
7.4 DRC Error Message.........................................7-24
7.5 ERC錯誤範例說明.........................................7-27
7.6 LVS(Layout vs. Schematic Check)..................7-32
7.7 LVS錯誤範例說明.........................................7-49
7.8 LVS的錯誤型態.............................................7-62
7.9 LPE(Layout Parameter Extraction)..................7-78
I/O Circuit及Package 第八章
zzzzzzzzzzzz
8.1 I/O Circuit概述.................................................8-2
8.2 基本分類...........................................................8-4
8.3 CIC之I/O PAD................................................8-9
8.4 I/O PAD的規劃..............................................8-28
8.5 範 例.............................................................8-34
8.6 包裝 (Package)...............................................8-36
SPICE Simulation 第九章
zzzzzzzzzzzz
9.1 本章教學大綱...................................................9-2
9.2 SPICE Simulation的基本概念..........................9-2
9.3 SPICE的語法...................................................9-5
9.4 用HSPICE來模擬............................................9-8
9.5 用PSPICE來模擬..........................................9-53
9.6 用IsSPICE來模擬..........................................9-58
9.7 用SBTSPICE來模擬.....................................9-68
4 目 錄
第
Design Guide 十章
zzzzzzzzzzzz
10.1 本章教學大綱.................................................10-2
10.2 Design for Reliability......................................10-2
10.3 Design for Testability....................................10-27
範例：JK FF 第十一章
zzzzzzzzzzzz
11.1 本章教學大綱.................................................11-2
11.2 JK正反器電路圖............................................11-2
11.3 建立所有的邏輯閘.........................................11-3
11.4 JK正反器之schematic及symbol view........11-10
11.5 用HSPICE來模擬JK正反器之狀態輸出...11-11
11.6 Debug............................................................11-16
11.7 PDRACULA的驗證.....................................11-29
教育性晶片製作申請程序及範例 附錄一
Design Rules實例 (Mead & Conway) 附錄二
XV使用說明 附錄三
將電路加入IOPAD的方法 附錄四
加入IOPAD的幾個動作 附錄五
積體電路電路布局保護法 附錄六
參考資料
Platform: |
Size: 9318659 |
Author: g9676612@cycu.edu.tw |
Hits:
Description: 在PCB行业里，对上市时间、品质及降低成本等等有越来越大的各种要求及压力！因此，今天无论你是一个设计者或是板厂制造人员都非常需要一套简单易用的软件产品让您在产品投产前先做检测或是依照生产规格做更细的检查动作。
GerbTool是一套PCB CAM的编辑和分析软件包，从基础的载图查询到强大的DRC检查和DFM分析，提供您制造出高品质电路版所需的各种功能，并能加快产品上市的时程，正如Gerbtool 的产品名称，他可以处理传统的GERBER档作为跟板厂间的传递格式。但是别忘记为了要能配合新的流程和架构及传递更多的信息，现在GerbTool也可支持ODB++、ODB++(X) 及 IPC-2581等等智能型格式。
为了要做最后的确认，GerbTool可以从GERBER萃取出联机关系再与CAD的IPC-D-356(A)比对，也可转出生产与组装所需的文件或铣刀等磨边程序，排版的功能可让您很方便的排连片并可套用排版范例文件，在排版范例文件中可包括各种的图样、档名框、定位孔、试钻孔及其它数据，您还可以把不同的图档多片套入同一排版档中，使用GerbTool，设计者可以进一步的确认优化和更有效率地准备生产制造所需的数据。同样的板厂制造人员也可以利用它的DRC、MRC、DFF轻松的完成工作！
Platform: |
Size: 1686651 |
Author: sxllpl |
Hits:
Description: Linux下Drcom客户登录端；
一共两个程序，一个“绿色版本”，无需在内核中加载模块； 一个安全版本，提供校验、加密机制，提供监听网络在线机制。-Linux, Drcom customer login client a total of two procedures, a green version , no need to load the kernel module a secure version, to provide verification, encryption mechanisms to provide mechanisms for monitoring network online.
Platform: |
Size: 474112 |
Author: WJ |
Hits:
Description: 新手必备，介绍了cadence软件中的layout，DRC，LVS等等的使用-Novice essential to introduce the cadence software layout, DRC, LVS, etc. the use of
Platform: |
Size: 689152 |
Author: alina |
Hits:
Description: Protel 99及DXP,Altium Designer DRC检查，英文对照翻译解析！-Protel 99 and DXP,Altium Designer DRC
Platform: |
Size: 49152 |
Author: |
Hits:
Description: DRC驱动程序，是硬件与计算机内存之间进行数据传输时必要的底层驱动程序-DRC driver is hardware and computer memory for data transfer between the bottom of the necessary drivers
Platform: |
Size: 6014976 |
Author: ROSE |
Hits:
Description: 本资料为Ajax基础教程（金灵译）的源代码。-This information is for the Ajax-based tutorials (DRC Ling translated) source code.
Platform: |
Size: 7753728 |
Author: xzz |
Hits:
Description: Calibre DRC and LVS labs.
Platform: |
Size: 2074624 |
Author: EE_grad |
Hits:
Description: File list(Click to check if it s the file you need, and recomment it at the bottom): project1.exe 360.mdb webbrowser.dcu TTest.dcu Unit1.dcu superobject.pas superobject.dcu Project1.dproj Project1.dproj.local Unit2.dfm Unit2.pas Unit2.dcu Project1.identcache farm.pas farm.dcu 360.ldb project1.upx upx.exe webbrowser.pas 2.JPG 1.JPG fsRecMsg.txt md5.pas Unit1.dfm Unit1.pas Project1.dpr Access.pas TTest.pas Project1.drc fscmd.txt upx.exe.pif Project1.res Access.dcu md5.dcu-File list(Click to check if it s the file you need, and recomment it at the bottom): project1.exe 360.mdb webbrowser.dcu TTest.dcu Unit1.dcu superobject.pas superobject.dcu Project1.dproj Project1.dproj.local Unit2.dfm Unit2.pas Unit2.dcu Project1.identcache farm.pas farm.dcu 360.ldb project1.upx upx.exe webbrowser.pas 2.JPG 1.JPG fsRecMsg.txt md5.pas Unit1.dfm Unit1.pas Project1.dpr Access.pas TTest.pas Project1.drc fscmd.txt upx.exe.pif Project1.res Access.dcu md5.dcu
Platform: |
Size: 18432 |
Author: lijiang |
Hits:
Description: 详细介绍了dxp软件在关闭规则后走线出现的问题以及技巧-Details the rules dxp software in close alignment problems and the skills
Platform: |
Size: 10716160 |
Author: 李健 |
Hits:
Description: SMIC 0.18u Technology library + drc +lvs
Platform: |
Size: 5330944 |
Author: kid1412 |
Hits:
Description: 在DXP2004中的DRC规则检查项目,对于一些英文水平较薄弱的朋友是一个大难题,特和同事对其进行整理一下,英文水平有限,仅供参考:
DXP2004 DRC 规则英文对照
-Project the DRC in DXP2004 rule checking, is a major problem for the weaker level of some English friends, special colleagues and organize them, the standard of English is limited, for reference: DXP2004 DRC bilingual
Platform: |
Size: 6144 |
Author: 李文宝 |
Hits:
Description: DRC及ARM11 布线手册 对于刚刚接触画6层板子以及DDR的很有帮助-The DRC and ARM11 wiring manual
Platform: |
Size: 3120128 |
Author: ststs |
Hits:
Description: 集成电路的后端设计包括版图设计和验证。采用Cadence的Virtuoso Layout Editor的版图设计环境进行版图设计。利用Virtuoso Layout Editer的集成验证工具DIVA进行了验证。验证的整个的过程包括：设计规则检查（Design Rule Checking 简称DRC ）、电学规则检查（Electronics Rule Checking 简称ERC）、电路图版图对照（Layout Versus Schematic 简称LVS）、以及版图寄生参数提取（Layout Parameter Extraction 简称LPE）-The integrated circuit the backend design including layout design and verification. Layout using Cadence Virtuoso Layout Editor environment for layout design. Integrated verification tools using Virtuoso Layout Editer DIVA verified. Verification of the entire process, including: design rule checking (Design Rule Checking DRC), electrical rule checking (Electronics Rule Checking ERC) Schematic layout control (Layout Versus Schematic LVS), and the layout parasitic extraction (Layout Parameter Extraction referred LPE)
Platform: |
Size: 149504 |
Author: alan |
Hits:
Description: altium_designer的DRC详解 -altium_designer of the DRC DRC Detailed Explanation altium_designer
Platform: |
Size: 1325056 |
Author: 王强 |
Hits:
Description: ST音频功放STA381BWS设置源码，MCU控制必备
(eq\drc\limit etc)-ST source audio amplifier STA381BWS settings（EQ\DRC\LIMIT）
Platform: |
Size: 4096 |
Author: 王八蛋 |
Hits:
Description: DRC规则，集成电路版图设计约束条件，设计规则，SMIC TD-LO65-DR-2001v13-DRC rules, IC layout design constraints, design rules, SMIC TD-LO65-DR-2001v13
Platform: |
Size: 1599488 |
Author: 郑雪松 |
Hits:
Description: ic layout中对layer进行挖孔操作。有时金属面积过大会有DRC错误-slot via
Platform: |
Size: 421888 |
Author: 赵宁 |
Hits:
Description: IMPROVE RELIABILITY WITH ACCURATE
VOLTAGE-AWARE DRC
Consumer expectations for longer device operations at sustained performance levels means designing for reliability
is no longer an optional product feature, but a necessary and integral part of a product’s specifications.
Platform: |
Size: 828416 |
Author: fakhreddine |
Hits:
Description: nfsd_drc_lock protects nfsd_drc_max_pages and nfsd_drc_pages_used. nfsd_drc_max_pages limits the total amount of memory available for version 4.1 DRC caches.
Platform: |
Size: 6144 |
Author: funqdsao |
Hits: