Search - dsp bayer

[VHDL-FPGA-Verilog] FPGA-and-DSP-based-on-the-Bayer-format-image-pre-p

Description: 在图像实时处理的过程中，下层图像预处理的数据量大，运算简单，但是要求运算速率高，可以用FPGA硬件来处理，上层所处理的数据量少，算法结构复杂，适于运算速度快，寻址灵活的DSP数字信号处理器进行处理。该系统充分发挥了FPGA和DSP各自的优势，能更好地提高图像处理的实时性，降低成本。 -Real-time processing in the image process, the lower the amount of data preprocessing, simple operation, but requires high speed operation, you can use FPGA hardware processing, the data handled by upper layer less, complex algorithms, suitable for fast operation , addressing a flexible DSP digital signal processors. The system fully play their respective advantages FPGA and DSP, can better improve the real-time image processing and reduce costs.
Platform: | Size: 97280 | Author: 汪江 | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[Books] DSP芯片的原理与开发应用（第2版）

[VHDL-FPGA-Verilog] FPGA-and-DSP-based-on-the-Bayer-format-image-pre-p

CodeBus www.codebus.net