Description: Wavelets have widely been used in many signal and image processing applications. In this paper, a new
serial-parallel architecture for wavelet-based image compression is introduced. It is based on a 4-tap wavelet
transform, which is realised using some FIFO memory modules implementing a pixel-level pipeline
architecture to compress and decompress images. The real filter calculation over 4 · 4 window blocks is
done using a tree of carry save adders to ensure the high speed processing required for many applications.
The details of implementing both compressor and decompressor sub-systems are given. The primarily analysis
reveals that the proposed architecture, implemented using current VLSI technologies, can process a
video stream in real time.-Wavelets have been widely used in many sign al and image processing applications. In this p aper. a new serial-parallel architecture for wavele t-based image compression is introduced. It is based on a 4-tap wavelet transform. which is realized using some FIFO memory module 's implementing a pixel-level pipeline archite cture to compress and decompress images. The're al filter calculation over 4 blocks window is done using a tree of carry save adders to ensure t he high speed processing required for many appl ications. The details of implementing both com pressor decompressor and sub-systems are give n. The primarily analysis reveals that the prop osed architecture, VLSI implemented using current technologies, can process a video stream in real time. Platform: |
Size: 2837459 |
Author:sdfafaf |
Hits:
Description: Wavelets have widely been used in many signal and image processing applications. In this paper, a new
serial-parallel architecture for wavelet-based image compression is introduced. It is based on a 4-tap wavelet
transform, which is realised using some FIFO memory modules implementing a pixel-level pipeline
architecture to compress and decompress images. The real filter calculation over 4 · 4 window blocks is
done using a tree of carry save adders to ensure the high speed processing required for many applications.
The details of implementing both compressor and decompressor sub-systems are given. The primarily analysis
reveals that the proposed architecture, implemented using current VLSI technologies, can process a
video stream in real time.-Wavelets have been widely used in many sign al and image processing applications. In this p aper. a new serial-parallel architecture for wavele t-based image compression is introduced. It is based on a 4-tap wavelet transform. which is realized using some FIFO memory module 's implementing a pixel-level pipeline archite cture to compress and decompress images. The're al filter calculation over 4 blocks window is done using a tree of carry save adders to ensure t he high speed processing required for many appl ications. The details of implementing both com pressor decompressor and sub-systems are give n. The primarily analysis reveals that the prop osed architecture, VLSI implemented using current technologies, can process a video stream in real time. Platform: |
Size: 2837504 |
Author:sdfafaf |
Hits:
Description: 对DSP体系结构的理解，掌握基于C6000的DSP的软件和硬件开发技术，能够开发自己的DSP系统。-right DSP architecture understanding, Based on the master C6000 DSP software and hardware development technology to develop its own DSP system. Platform: |
Size: 10693632 |
Author:王彦华 |
Hits:
Description: 无线通信的DSP实现，包含TI TMS320系列DSP架构分析，FIR/IIR滤波器，QPSK，同步，均衡，分集接收合软件无线电，附有关键源代码，是学习DSP的经典书籍-Wireless communications, DSP realize, including the TI TMS320 series DSP architecture analysis, FIR/IIR filters, QPSK, synchronization, balance, diversity of software radio receivers combined with a key source code, is a classic book to learn DSP Platform: |
Size: 5140480 |
Author:陈世民 |
Hits:
Description: DSP体系结构实现与应用源代码，调试成功已经OK-DSP Architecture and Application realize the source code, debugging success has been OK Platform: |
Size: 1838080 |
Author:张三 |
Hits:
Description: 用DSP进行语音压缩的一个开发实例（PCI总线）。详细介绍了PCI总线以及语音压缩数字信号处理系统的软、硬件系统设计方案及架构-DSP for voice compression using the example of a development (PCI bus). Detailed information on PCI bus, as well as voice compression digital signal processing system software and hardware system design and architecture Platform: |
Size: 332800 |
Author:PB |
Hits:
Description: this an article who describe an architecture using dsp and fpga-this is an article who describe an architecture using dsp and fpga Platform: |
Size: 652288 |
Author:david |
Hits:
Description: 本文介绍了基于DSP/BIOS实时内核的TIDSP应用程序参考框架RF5。另外,面对目前越来越多的多处理器系统设计以及典型的GPP-DSP架构,本文提出了一种改进的DSP应用程序框架ERF5以最大化地支持这种架构。ERF5主要从GPP-DSP有效通信、任务线程的高效执行与调度以及任务线程颗粒度的合理化三个方面对RF5进行了改进,并已成功应用于实际项目。-In this paper, based on the DSP/BIOS real-time applications TIDSP core frame of reference RF5. In addition, the face of the growing number of multi-processor system design, as well as typical GPP-DSP architecture, this paper proposes an improved framework for DSP applications ERF5 to maximize support for this architecture. ERF5 mainly from the GPP-DSP effective communication, efficient implementation of task-thread tasks threads and scheduling, as well as particle size of the three aspects of the rationalization of RF5 improved, and has been successfully applied in practical projects. Platform: |
Size: 192512 |
Author:将建 |
Hits:
Description: 印度GURUNANAK ENGINEERING COLLEGE数字信号处理实验室的DSP+c+Matlab联合编程手册-DIGITAL SIGNAL PROCESSING LAB (IV-I SEM)
INDEX
1. Architecture of DSP chips-TMS 320C 6713 DSP Processor
2. Linear convolution
3. Circular convolution
4. FIR Filter (LP/HP) Using Windowing technique
a. Rectangular window
b. Triangular window
c. Kaiser window
5. IIR Filter(LP/HP) on DSP processors
6. N-point FFT algorithm
7. Power Spectral Density of a sinusoidal signals
8. FFT of 1-D signal plot
9. MATLAB program to generate sum of sinusoidal signals
10. MATLAB program to find frequency response of analog Platform: |
Size: 1582080 |
Author:wangjin |
Hits:
Description: this is a seminar about DSP artichectur & TI DSP.,this is a seminar about DSP artichectur & TI DSP. Platform: |
Size: 3909632 |
Author:morteza khalili |
Hits:
Description: 本书围绕美国德州仪器公司（TI）最新的KeyStone架构C66x多核DSP，介绍了CCSV5的使用、SYS/BIOS、多核编程技术、KeyStone架构体系以及内存管理、C6678芯片硬件及外设，并且在CCSV5 Simulator,以及C6678 EVM硬件环境下运行了bmp格式图像处理、IPC，VLFFT，Imaging Processing, HUA等实例，最后介绍了多核Boot的原理与实例。同时，也给出了多核DSP的应用，特别是在医学超声中的应用。(This book introduces the use of CCSV5, SYS / BIOS, multi-core programming technology, KeyStone architecture and memory management, C6678 chip hardware and peripherals, and the CCSV5 Simulator, which is the latest KeyStone architecture C66x multi-core DSP, , And C6678 EVM hardware environment running bmp format image processing, IPC, VLFFT, Imaging Processing, HUA and other examples, and finally introduced the principle and examples of multi-core Boot. At the same time, also gives the application of multi-core DSP, especially in medical ultrasound applications.) Platform: |
Size: 56953856 |
Author:南山
|
Hits:
Search - dsp architecture