CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Search - fft ip core
Main Category
SourceCode
Documents
Books
WEB Code
Develop Tools
Other resource
Search - fft ip core - List
[
Other resource
]
FFT变换的IP核的源代码 VHDL~
DL : 0
FFT变换的IP核的源代码 VHDL~-FFT IP core of the source code for VHDL ~
Update
: 2008-10-13
Size
: 31.66kb
Publisher
:
陈旭
[
VHDL-FPGA-Verilog
]
FFT变换的IP核的源代码 VHDL~
DL : 0
FFT变换的IP核的源代码 VHDL~-FFT IP core of the source code for VHDL ~
Update
: 2025-02-17
Size
: 31kb
Publisher
:
陈旭
[
ARM-PowerPC-ColdFire-MIPS
]
FFT_IP
DL : 0
Xilinx FPGA 的IP核,实现FFT功能的-Xilinx FPGA IP core, FFT function
Update
: 2025-02-17
Size
: 410kb
Publisher
:
zxinkai
[
Mathimatics-Numerical algorithms
]
81i_radix2_xfft1024_v3_2
DL : 0
xilinx FFT using ip core project navigator-xilinx ip using FFT core project navigator
Update
: 2025-02-17
Size
: 1.37mb
Publisher
:
ningchang
[
Compress-Decompress algrithms
]
fft
DL : 0
VHDL语言编写的fft变换的ip核代码 对算法感兴趣的可以-VHDL language fft transform algorithm ip core code can be interested in
Update
: 2025-02-17
Size
: 449kb
Publisher
:
liujl
[
VHDL-FPGA-Verilog
]
ip_fft128
DL : 0
128点fft的IP核vhdl源代码,另有其控制代码。-128 point fft s IP core VHDL source code, while its control code.
Update
: 2025-02-17
Size
: 7kb
Publisher
:
戈立军
[
VHDL-FPGA-Verilog
]
fftinterface
DL : 0
电赛一等奖作品:音频信号分析仪的FPGA源码,VHDL编写,Quartus7.1综合,ModelSim6.2g se仿真,应用了opencores.org上的开源FFT IP核,加入了8051总线接口和ram-Xinhua Cup first prize works: audio signal analyzer FPGA source, VHDL prepared, Quartus7.1 integrated, ModelSim6.2g se simulation, application of open source opencores.org on FFT IP core, joined the 8051 bus interface and ram
Update
: 2025-02-17
Size
: 4.71mb
Publisher
:
李星
[
Other
]
VHDL_Core_for_1024_Point_Radix_4_FFT_Computation.
DL : 0
This paper shows the development of a 1024-point radix-4 FFT VHDL core for applications in hardware signal processing, targeting low-cost FPGA technologies. The developed core is targeted into a Xilinx庐 Spartan鈩?3 XC3S200 FPGA with the inclusion of a VGA display interface and an external 16-bit data acquisition system for performance evaluation purposes. Several tests were performed in order to verify FFT core functionality, besides the time performance analysis highlights the core advantages over commercially available DSPs and Pentium-based PCs. The core is compared with similar third party IP cores targeting resourceful FPGA technologies. The novelty of this work is to provide a lowcost, resource efficient core for spectrum analysis applications.
Update
: 2025-02-17
Size
: 446kb
Publisher
:
alex
[
VHDL-FPGA-Verilog
]
studyFFTcore
DL : 0
调用FPGA的IP核实现FFT运算,在xilinx的vertex4sx55FPGA的实现-Call FPGA implementation of the IP core FFT computation, in the Xilinx implementation of the vertex4sx55FPGA
Update
: 2025-02-17
Size
: 1.23mb
Publisher
:
徐成发
[
VHDL-FPGA-Verilog
]
Quartus_fft_ip_core
DL : 0
Quartus中fft ip core的使用(modelsim 仿真FFT ip core 结合QUARTUS II 联合调试)-Fft ip core in Quartus use (modelsim simulation FFT ip core integration QUARTUS II Joint Commissioning)
Update
: 2025-02-17
Size
: 292kb
Publisher
:
刘晓彬
[
VHDL-FPGA-Verilog
]
fft_verilog
DL : 0
FFT IP core 源码 状态控制机-FFT IP core
Update
: 2025-02-17
Size
: 7kb
Publisher
:
chris
[
Embeded-SCM Develop
]
fft3
DL : 0
quartus 9.0 中FFT IP核的使用方法附带工程文件和用signaltapII抓到的波形-quartus 9.0 in FFT IP core attached to the use of engineering documents and the use of captured waveform signaltapII
Update
: 2025-02-17
Size
: 12.43mb
Publisher
:
hewenlong
[
VHDL-FPGA-Verilog
]
fftip
DL : 0
Quartus中fft ip core的使用-Quartus in the use of fft ip core
Update
: 2025-02-17
Size
: 439kb
Publisher
:
mikecool
[
Other
]
FFT
DL : 0
IP核!!高速傅立叶变换的VHDL源代码 可以综合-IP core! ! High-speed Fourier transform of the VHDL source code can be integrated!!
Update
: 2025-02-17
Size
: 31kb
Publisher
:
殷桃
[
VHDL-FPGA-Verilog
]
fft_2011_3_23(COMPLETE-FFT1024)
DL : 0
VERILOG FFT IP核调用,以及其控制文件-VERILOG FFT IP core call, as well as its control file
Update
: 2025-02-17
Size
: 20.01mb
Publisher
:
贾斌
[
VHDL-FPGA-Verilog
]
fft_ug
DL : 0
altera的FFT IP核的用户手册,介绍了如何使用ALTERA IP核生成FFT核,如何设置参数并讲述了如何仿真,适用于通信方面的FPGA设计工程师,学生。-altera' s FFT IP core user manual describes how to use the ALTERA IP core generated FFT core, how to set parameters and describes how to simulate, for communications, FPGA design engineers, students.
Update
: 2025-02-17
Size
: 1011kb
Publisher
:
zhangdong
[
VHDL-FPGA-Verilog
]
FFT
DL : 0
verilog 实现FFT IP核的控制,借鉴给需要学习的朋友-verilog achieve FFT IP core control, reference to the need to learn a friend
Update
: 2025-02-17
Size
: 11.56mb
Publisher
:
甘超
[
VHDL-FPGA-Verilog
]
FFT-module
DL : 0
IP CORE :FFT模块使用方法,内含源代码,希望对大家有帮助。-IP CORE: FFT module use, including source code, we want to help.
Update
: 2025-02-17
Size
: 1.08mb
Publisher
:
haby
[
VHDL-FPGA-Verilog
]
vhdl-fft-core
DL : 0
FFT ip core,fft信号处理模块, VHDL语言编写-FFT ip core
Update
: 2025-02-17
Size
: 381kb
Publisher
:
xionghailiang
[
VHDL-FPGA-Verilog
]
FFT-IP-CORE--of-Quartus
DL : 0
Quartus中fft ip core的使用一点心得,希望对大家有所帮助。-The Quartus fft the ip core to use a little experience, we hope to help.
Update
: 2025-02-17
Size
: 306kb
Publisher
:
lg
«
1
2
3
4
»
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.