Location:
Search - fifo stack vhdl
Search list
Description: a 16 by 4 ram is used for many applications as a basic component such as fifo and stack etc
Platform: |
Size: 1024 |
Author: sri |
Hits:
Description: 设计实现4bit FIFO, 数据深度为8， 产生满， 空状态标志-The diagram of FIFO is shown in figure 1. The FIFO consists of two component: FIFO control
logic and RAM. The control logic generates the address (ADD) and write enable (WE) to the
RAM so that the first data word written into the RAM is also the first data word retrieved
from the RAM. As shown in the Figure 1, the RAM is implemented to operate as a FIFO. The
RAM is assumed to have separate data inputs and outputs, an N-bit address bus (ADD) and an
active high write enable (WE). The inputs to FIFO/Stack include PUSH, POP, INIT (all
active high) in addition to the rising edge triggered CLK input. The FIFO logic will not only
supply the address and write enable to the RAM, but will also supply active high flags for
FULL, EMPTY, NOPOP, and NOPUSH conditions.
Platform: |
Size: 3072 |
Author: shao |
Hits:
Description: here is realized simple FIFO stack in vhdl.
very simple example, but very helpful.
Platform: |
Size: 13312 |
Author: vanatka |
Hits:
Description: 存储器的VHDL描述，包括ROM,RAM,FIFO,stack等多种类型-design of memory by VHDL
Platform: |
Size: 33792 |
Author: zmz |
Hits: