Search - fpga DDR vh

Search - fpga DDR vh - List

[VHDL-FPGA-Verilog] sdram DL : 0: sdram控制器这里考虑将SDRAM控制器结合目前项目开展来做相应的模块，而不做SDRAM通用控制器，这样也是考虑了FPGA的器件资源而采取的措施。同时编写的逻辑简单，没有多余的逻辑资源有利于提高控制器的速度，满足最后的设计要求。-SDRAM controller here consider SDRAM controller current projects do the corresponding module, but not so common SDRAM controller, as well as consider the FPGA device resources and the measures taken. While the preparation of simple logic, the logic is no spare resources to improve the speed controller to meet the final design requirements.
Update : 2025-02-17 Size : 3kb Publisher : 林博
[VHDL-FPGA-Verilog] ddr DL : 0: ISE MIG1.6 生成的DDR SDRAM控制器代码（含TESHBENCH）
Update : 2025-02-17 Size : 999kb Publisher : yuling
[VHDL-FPGA-Verilog] DDRSDRAM DL : 0: 基于FPGA 实现DDR SDRAM的控制器-FPGA-based realization of DDR SDRAM controller
Update : 2025-02-17 Size : 463kb Publisher : 张宁
[VHDL-FPGA-Verilog] DDR_SDRAM DL : 0: 利用fpga读写ddr的源代码实测可以使用-Ddr use FPGA to read and write the source code can use the measured
Update : 2025-02-17 Size : 463kb Publisher : 朱宝军