Description: 基于Cyclone EP1C6240C8 FPGA的时钟产生模块。主要用于为FPGA系统其他模块产生时钟信号。采用verilog编写。
使用计时器的方式产生时钟波形。
提供对于FPGA时钟的偶数分频、奇数分频、始终脉冲宽度等功能。-Based on Cyclone EP1C6240C8 FPGA' s clock generator module. Is mainly used for the FPGA system clock signal generated in other modules. The use of the timer-generated clock waveform. To provide for the FPGA clock even sub-frequency, odd-numbered sub-frequency, pulse width is always functions. Platform: |
Size: 1466368 |
Author:icemoon1987 |
Hits:
Description: 本文就基于 FPGA微机与接口实验平台设计的问题，首先讲述了 核心板的设计。在 FPGA基础上，以可编程计数器 / 定时器 8253 和可编程并行控制器 8255为例，并介绍了 8255 和 8253 接口芯片，用 VHDL语言设计了8255 和 8253 的功能，最后在 ModelSim SE开发软件上实现了编译、调试、-In this paper, based on FPGA computer and interface experimental platform design issues, first of all, this article on the FPGA-based computer and interface experimental platform design issues, first described the core board design. On the basis of FPGA, the programmable counter/timer 8253 and the programmable parallel controller 8255 are taken as examples, and the 8255 and 8253 interface chips are introduced. The functions of 8255 and 8253 are designed in VHDL language. Finally, on the ModelSim SE development software To achieve the compiler, debugging, Platform: |
Size: 581632 |
Author:吕攀攀 |
Hits:
Search - fpga timer in vhdl