Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - fpga verilog de2

Search list

[VHDL-FPGA-Verilog] DE2_WEB

Description: 用DE2板子实现的音频分析器,需要安装quartus2,硬件需要DE2的板子-DE2 board using the Audio Analyzer realize the need to install quartus2, the hardware needs of the DE2 board
Platform: | Size: 8626176 | Author: 任迎 | Hits:

[VHDL-FPGA-Verilog] de2_SRAM

Description: 使用FPGA控制SRAM的源代码，Verilog语言编写-脢 鹿 脫脙FPGA 驴 脴脰脝SRAM渭脛脭
Platform: | Size: 92160 | Author: zw | Hits:

[Other Games] Source_minimig_DE1_DE2_12e_new

Description: Verilog, VHDL, c and asm source codes of the Minimig system, a fpga implementation of the Amiga computer. Version minimig-de1/de2 used on the de1 and de2 fpga boards.
Platform: | Size: 306176 | Author: lihard | Hits:

[VHDL-FPGA-Verilog] DE2_LCM_TV_NTSC

Description: DE2上的基于FPGA视频开发资料第二部分-DE2 video
Platform: | Size: 269312 | Author: 刘志文 | Hits:

[VHDL-FPGA-Verilog] DE2_TV_PAL

Description: video信号pal制转vga输出，fpga verilong语言编写-fpga pal to vga ，writed in verilog
Platform: | Size: 2042880 | Author: james | Hits:

[VHDL-FPGA-Verilog] DE2_70_AUDIO

Description: 是用VERILOG HDL和NIOS II C/C++ 编的DE2-70板子的音频编解码芯片的使用工程-Is VERILOG HDL and NIOS II C/C++ code of the DE2-70 board in the audio codec chip, the use of project
Platform: | Size: 21566464 | Author: 覃建策 | Hits:

[VHDL-FPGA-Verilog] FPGA-verilog

Description: 用Verilog语言编写的一些简单的FPGA入门实验，用ALTERA DE2开发板和Quartus_II软件开发环境。包括：流水灯实验、数码管显示实验-With Verilog language preparation some simple introduction experiment, with FPGA ALTERA DE2 development board and Quartus_II software development environment. Include water lamp experiment, digital pipe display experimentation, etc
Platform: | Size: 10240 | Author: 星光依旧 | Hits:

[VHDL-FPGA-Verilog] FPGA

Description: 本文采用FPGA来模拟实际的乒乓球游戏。本设计是基于Altera 公司的FPGA Cyclone II 芯片EP2C35 的基础上实现，运用Verilog HDL 语言编程，Quartus II 软件上进行编译、仿真，最终在Altera 公司的DE2 开发板上成功实现下载和调试-In this paper, FPGA to simulate the actual tennis game. The design is based on Altera' s FPGA Cyclone II EP2C35 on the basis of the chip, using Verilog HDL language programming, Quartus II software to compile, simulation, and ultimately in the Altera DE2 development board and the company successfully download and debug
Platform: | Size: 183296 | Author: 李丽 | Hits:

[VHDL-FPGA-Verilog] i2c-(2)

Description: de2 board using fpga plat form verilog code for i2c concept
Platform: | Size: 1024 | Author: venkat | Hits:

[VHDL-FPGA-Verilog] DE2-VGA-LED

Description: verilog HDL 语言编写的，FPGA的数码管和VGA的显示。调用时不必修改源码，只需引脚映射对就可以-verilog HDL language, FPGA digital and VGA display. Call without having to modify source code, you can just pin on the map
Platform: | Size: 5793792 | Author: | Hits:

[VHDL-FPGA-Verilog] clock_1Hz

Description: Clock 1Hz with duty cycle control for verilog for DE2-115 Altera FPGA
Platform: | Size: 7982080 | Author: luis | Hits:

[VHDL-FPGA-Verilog] fpga-uart

Description: 基于DE2开发板的串口通信程序，使用Verilog HDL语言，-Serial communication program based on the DE2 board, using the Verilog HDL language
Platform: | Size: 15029248 | Author: cuit2009 | Hits:

[Compress-Decompress algrithms] frequency-counter

Description: 这是用verilog写的配合DE2 FPGA开发板的10进制显示频率计的工程文件夹的压缩包，解压后可直接下载到DE2板上，其中频率输入端是系统自带27M时钟D13用于测试，如果想要应用于别的开发板，可以重新分配引脚。-DE2 FPGA development board with with verilog write with decimal display frequency meter project folder compression package, after decompression can be directly downloaded to the DE2 board, in which the frequency of the input of the system comes with 27M clock D13 used for testing If you want to apply to other development board can reassign pin.
Platform: | Size: 615424 | Author: 予烨 | Hits:

[Other] DE2-70

Description: DE2-70 FPGA开发板学习实例及代码，Verilog HDL-DE2-70 FPGA development board learning examples and code, Verilog HDL
Platform: | Size: 5267456 | Author: 李波 | Hits:

[Other] pinpongf16

Description: FPGA Verilog程序 采用DE2-70 Altrer 实验班实现小球跳动-FPGA Verilog program using DE2-70 Altrer experimental class of small ball beating
Platform: | Size: 11264 | Author: wang | Hits:

[VHDL-FPGA-Verilog] 13_vga256

Description: Verilog code for display VGA coding for the DE2 Board of FPGA
Platform: | Size: 735232 | Author: chow | Hits:

[VHDL-FPGA-Verilog] HanoiTower

Description: 使用Verilog HDL 以及VHDL语言，运用FPGA中的VGA显示原理以及键盘控制原理，开发汉诺塔简易游戏(The use of Verilog HDL and VHDL language, the use of FPGA in the VGA display principle and keyboard control principle, the development of Hanoi simple game)
Platform: | Size: 6129664 | Author: 〝奈我何、 | Hits:

[VHDL-FPGA-Verilog] Zet-1.3.1

Description: 在单片FPGA上实现九十年代初期PC，可安装Windows3.1及其他DOS系统。SOC中包含以80286(cpu),中断控制器,显示控制器(VGA),声音控制器,PS2(鼠标，键盘)等。是了解计算机历史变迁及学习SOC设计的重要资料！(ZET aims to implement an early 90`s PC on FPGA.Which include a 80286(cpu),interrupt controller,display card(VGA),sound card,PS2 interface .)
Platform: | Size: 2487296 | Author: VectorIII | Hits:

[VHDL-FPGA-Verilog] 8051-master

Description: 设计兼容51的指令集的处理器架构 编写兼容51处理器的Verilog代码 仿真 验证测试处理器的功能和性能(The design includes a processor whose instruction set is compatible to the industrial standard 8051 and its FPGA implementation. Through the analysis of instructions, I determine the CPU internal data path, and according to the data path and the timing of the functional modules, I design the CPU controller, thus completing the design of the CPU core. Writing the module code in Verilog language and running the lighting program on DE2, I validate and test the related functions and performance.)
Platform: | Size: 13230080 | Author: PhoebeBNN | Hits:

[VHDL-FPGA-Verilog] de2_build

Description: De2_build: It contains the FPGA configuration file of the comprehensive Nios II system in Section 16.10.2 and software image files for the DE2 board. These files can be used for quick demo or software development. Note that the files can only be used for the DE2 board. Detailed use is explained in the pdf file within the directory
Platform: | Size: 1405952 | Author: davido | Hits:
« 12 »

CodeBus www.codebus.net