Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - image vhdl source

Search list

[Special Effects] ImageConvolution_src

Description: Convolution of images allows for image alterations that enable the creation of new images from old ones. 此源码包含十分详尽的Bitmap位图卷积实现方法-Convolution of images allows for image alt erations that enable the creation of new images from old ones. This source includes very detailed Bitmap bitmap deconvolution method
Platform: | Size: 21504 | Author: | Hits:

[Special Effects] 2004041020082732202

Description: 对图像进行中值滤波处理的源代码,进行图像复原-right image median filtering of the source code, image recovery
Platform: | Size: 1024 | Author: bingo2003 | Hits:

[Picture Viewer] manticore

Description: 显卡中关于3D图形处理的源码，是VHDL版本的 喜欢硬件FPGA图像处理的可以看看，挺有意思-Graphics 3D graphics on the source, is like VHDL version of the FPGA hardware image processing can see quite interesting
Platform: | Size: 1686528 | Author: dido wang | Hits:

[Other Embeded program] edge_detector

Description: 基于cpld的数字图像边缘检测算法的实现，vhdl源程序-CPLD-based digital image edge detection algorithm, vhdl source code
Platform: | Size: 1024 | Author: jjaai | Hits:

[VHDL-FPGA-Verilog] EDAdesign(3)

Description: 该文件中是关于一些VHDL许多编程实例以及源码分析，希望对VHDL爱好者有用。卷3包括车载DVD位控系统、直接数字频率合成器、图像边缘检测器、等精度数字频率计、出租车计费系统的设计与分析-The document is on a number of VHDL source code in many programming examples and analysis, in the hope that useful VHDL enthusiasts. Car DVD Volume 3 includes digital control system, direct digital frequency synthesizer, image edge detector, such as precision digital frequency meter, taxi Accounting System Design and Analysis
Platform: | Size: 4392960 | Author: shengm1 | Hits:

[Graph Recognize] saa7113shipincaiji

Description: 视频图像采集verilog HDl源程序，视频解码芯片部分的，可以供参考-Video image acquisition verilog HDl source, part of the video decoder chip, you can for reference
Platform: | Size: 8192 | Author: 穆垚 | Hits:

[VHDL-FPGA-Verilog] vedio

Description: VHDL设计的高速图像采集模块源码，离散余弦变换，图像压缩与编码源码-VHDL design of high-speed image acquisition module source, discrete cosine transform, image compression and encoding source
Platform: | Size: 4096 | Author: | Hits:

[VHDL-FPGA-Verilog] jpeg

Description: JPEG标准下图象压缩的VHDL实现工程，包含文档，原代码及测试代码-JPEG image compression standard of VHDL realization of the project, including documentation, source code and test code
Platform: | Size: 1474560 | Author: 王刚 | Hits:

[VHDL-FPGA-Verilog] passlock

Description: 基于FPGA的电子密码锁的设计，内有Verilog HDL源码和各仿真图像-FPGA-based design of electronic locks, which have Verilog HDL source code and the simulation image
Platform: | Size: 532480 | Author: | Hits:

[VHDL-FPGA-Verilog] husw

Description: 用VHDL语言设计维特比 解码器 是VHDL原代码用ModelSim XE III 6.3c软件实现仿真-Language Design with VHDL Viterbi decoder is the VHDL source code with ModelSim XE III 6.3c software simulation
Platform: | Size: 1024 | Author: hsw0320 | Hits:

[Picture Viewer] jpeg_rgb

Description: 这是JPEG图像压缩的RGB转换的源代码，其中还包括了它的仿真测试代码，希望能帮助到大家。-This is the JPEG image compression of RGB conversion source code, including its simulation test code, hoping to help you.
Platform: | Size: 3072 | Author: mary | Hits:

[VHDL-FPGA-Verilog] edge

Description: 图像处理中边缘检测的VHDL源代码,所用的算法是garbor变换-Image processing edge detection of VHDL source code, the algorithms used are garbor transform
Platform: | Size: 384000 | Author: 翁文天 | Hits:

[Video Capture] sram_saa1117verilog

Description: 图像采集、存储控制verilog源代码，fpga控制SAA1117,采集数据存储到sram，仿真编译测试都能通过-Image acquisition, storage, control verilog source code, fpga control SAA1117, collecting data to sram, simulation tests can be compiled by
Platform: | Size: 25600 | Author: 蹇清平 | Hits:

[Industry research] dfbfdvbfdbfgbfgb153351bgfb

Description: : 条形码识别，直接运行程序即可； pdf417lib：二维条形码打印（输出为ps格式的文件），在书中第6章二维条形码打印部分有程序使用的说明； 条形码生成器源程序：生成一维条形码，直接运行程序即可； [8位数字频率计.rar] - 数字频率计~ VHDL 实现 可以实现频率的测量和现实的功能 8位 [hot.rar] - 图像分割是数字图像处理中的关键技术之一。图像分割是将图像中有意义的特征-tiaoxingma.rar]- barcode: barcode recognition, you can run the program directly pdf417lib: two-dimensional bar code printing (output ps format), in the book, Chapter 6, two-dimensional bar code printing part of a program using the instructions barcode generation device source: Build a one-dimensional bar code, you can run the program directly [8-bit digital frequency meter. rar]- digital frequency meter ~ VHDL implementation can be achieved and actual measurement of the frequency function of 8 [hot.rar]- Image Segmentation digital image processing of the key technologies. Image segmentation is the image characteristics of a meaningful
Platform: | Size: 1087488 | Author: ihba | Hits:

[VHDL-FPGA-Verilog] JPEG2000

Description: 用于JPEG2000的53小波VHDL源码-53 for the JPEG2000 wavelet VHDL source code
Platform: | Size: 1024 | Author: 闫霜山 | Hits:

[VHDL-FPGA-Verilog] verilogdct

Description: dct实现verilog hdl的数字图像处理，源代码-dct achieve verilog hdl digital image processing, source code
Platform: | Size: 28672 | Author: xutongxue | Hits:

[VHDL-FPGA-Verilog] codeFPGA

Description: source code verilog for get image 320x240 rgb form pc and display it on vga monitor
Platform: | Size: 836608 | Author: Dang Tien Dat | Hits:

[VHDL-FPGA-Verilog] 3Channel_CIS_Processor_with-VHDL.ZIP

Description: This usefull source for control CIS Sensor and has fallowed functions 1) Read image data frome 3channel 200dpi CIS Sensor 2)Encoder Sync Technoledge for more high resolution analiysys with shared the time divition 3)Psudo Video Ram Read by using Xilinx BRAM 4)MCU Bidirectioal data Transfer 5) ADC data Converting -This is usefull source for control CIS Sensor and has fallowed functions 1) Read image data frome 3channel 200dpi CIS Sensor 2)Encoder Sync Technoledge for more high resolution analiysys with shared the time divition 3)Psudo Video Ram Read by using Xilinx BRAM 4)MCU Bidirectioal data Transfer 5) ADC data Converting
Platform: | Size: 15360 | Author: jeong | Hits:

[VHDL-FPGA-Verilog] vhdl

Description: vhdl的防抖模块 led灯 分频 跑马灯 键控等几个源程序-vhdl image stabilization module led light frequency shift keying, and several other source Marquee
Platform: | Size: 4096 | Author: 刘颖 | Hits:

[VHDL-FPGA-Verilog] zzlB

Description: QUARTUSII 9.0 下的三级流水线中值滤波工程，vhdl源程序等。可用于fpga做图像预处理。-the three stage pipeline median filter project under QUARTUSII 9 , VHDL source program. which can be used by FPGA to do image preprocessing.
Platform: | Size: 970752 | Author: 王伟 | Hits:
« 12 »

CodeBus www.codebus.net