Search - low pin count

Search - low pin count - List

[Other] lpc DL : 0: This document contains a specification for a new low pin count bus interface, dubbed LPC, that will be added to future Intel chip-sets. The target audience for this document are system and component designers.
Update : 2008-10-13 Size : 912.77kb Publisher : 李俊
[Other] lpcinterface DL : 0: lpc源代码verilog实现的。操作low pin count设备
Update : 2008-10-13 Size : 1.57kb Publisher : 毛军捷
[Other] lpc DL : 0: This document contains a specification for a new low pin count bus interface, dubbed LPC, that will be added to future Intel chip-sets. The target audience for this document are system and component designers.
Update : 2025-02-17 Size : 913kb Publisher : 李俊
[Other] lpcinterface DL : 0: lpc源代码verilog实现的。操作low pin count设备-LPC realize the Verilog source code. Operation of low pin count devices
Update : 2025-02-17 Size : 1kb Publisher : 毛军捷
[SCM] sst DL : 0: The FM24C256/C256L/C256LZ devices are 256 Kbits CMOS nonvolatile electrically erasable memory. These devices offer the designer different low voltage and low power options. They conform to all requirements in the Extended IIC 2-wire protocol. Furthermore, they are designed to minimize device pin count and simplify PC board layout requirements.
Update : 2025-02-17 Size : 3kb Publisher : 王进
[VHDL-FPGA-Verilog] lpc DL : 1: LPC总线从设备的verilog设计,包含状态机和中断功能。-verilog code for LPC device
Update : 2025-02-17 Size : 5kb Publisher : 饶进平
[Communication-Mobile] wb_lpc_latest.tar DL : 0: Wishbone to LPC (Low-Pin Count) Bridge, includes master and slave modules. Supports 8-bit I/O Read and Write cycles, 8-bit Memory Read/Write cycles, DMA cycles, and up to 32-bit Firmware memory read/write cycles. Serial IRQ support is also provided. None of this has been tested (yet) with a third-party LPC Peripheral or Host.
Update : 2025-02-17 Size : 401kb Publisher : Arun
[USB develop] AX88172A_ASIX_935773 DL : 0: AX88772A/AX88172A Low-pin-count USB 2.0 to 10/100M Fast Ethernet Controller-The AX88772A/AX88172A Low-pin-count USB 2.0 to 10/100M Fast Ethernet controller is a high performance and highly integrated ASIC which enables low cost, small form factor, and simple plug-and-play Fast Ethernet network connection capability for desktops, notebook PC’s, Ultra-Mobile PC’s, docking stations, game consoles, digital-home appliances, and any embedded system using a standard USB port.
Update : 2025-02-17 Size : 497kb Publisher : yiming
[Software Engineering] 25128901 DL : 0: Low Pin Count Interface Specification, Revision 1.1 (LPC)
Update : 2025-02-17 Size : 372kb Publisher : 张恒
[Other] IntelLowPinCoun.ZIP DL : 0: INTEL LOW PIN COUNT IS A NEW BUS IN INTEL BUS
Update : 2025-02-17 Size : 372kb Publisher : ll
[Other] gm5621 DL : 0: GM5621作为显示器的超级微处理器，本资料详细介绍了内存划分和功能描述。让初学者很快找到切入点-Genesis GM5621 and GM5626 are all-in-one dual input LCD monitor controllers supporting resolutions up to SXGA/WXGA, available in a very low pin count package.
Update : 2025-02-17 Size : 98kb Publisher : 张铭
[CSharp] 1602 DL : 0: SST’s 25 series Serial Flash family features a four-wire, SPI-compatible interface that allows for a low pin-count package which occupies less board space and ultimately lowers total system costs. The SST25VF016B devices are enhanced with improved operating frequency and even lower power consumption than the original SST25VFxxxA devices. SST25VF016B SPI serial flash memories are manufactured with SST’s proprietary, high-performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches
Update : 2025-02-17 Size : 5kb Publisher : ldc
[File Format] USB_OCD_SCHEMATIC-071006 DL : 0: adge可以作为Flash编程器，用于NEC 全 Flash MCU 系列： 78K0S (8位低引脚数MCU), 78K0 (8位MCU), 78K0R (16位MCU), 和V850 (32位MCU)。但需要专用的软件，对于每个系列的专用软件均可以从NEC Electronics 网站上下载。-adge can serve as a Flash programmer for NEC All Flash MCU Series: 78K0S (8-bit low pin-count MCU), 78K0 (8 位 MCU), 78K0R (16 位 MCU), and V850 (32 位 MCU). But requires special software, special software for each series are available from the NEC Electronics web site.
Update : 2025-02-17 Size : 119kb Publisher : 闫刚
[VHDL-FPGA-Verilog] smii_latest.tar DL : 0: SMII接口的mac控制器，通过测试。使用verilog语言！-The Serial Media Independent Interface, SMMI, is a low pin count version of the MII normally used between ethernet MAC and PHY. The Serial Media Independent Interface (SMII) is designed to satisfy the following requirements: Convey complete MII information between a 10/100 PHY and MAC with two pins per port allow multi port MAC/PHY communications with one system clock Operate in both half and full duplex per packet switching between 10 Mbit and 100 Mbit data rates allow direct MAC to MAC communication
Update : 2025-02-17 Size : 1011kb Publisher : weixin
[Software Engineering] lpc_lic DL : 0: This document contains a specification for a new low pin count bus interface, called LPC. The target audiences for this document are system and component designers.
Update : 2025-02-17 Size : 24kb Publisher : sungd
[ARM-PowerPC-ColdFire-MIPS] cortex-M4-DATASHEET DL : 0: STM32f407是一种基于Cortex-M4的用于高端控制领域的单片机，功能强大！-The ARM Cortex-M4F processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.
Update : 2025-02-17 Size : 1.06mb Publisher : 钟鹏
[Other Embeded program] Low-Pin-Count--V1.1 DL : 0: LPC标准 V1.1.PDF Low Pin Count V1.1.PDF-Low Pin Count V1.1.PDF
Update : 2025-02-17 Size : 372kb Publisher : 吴俊泉
[Linux-Unix] it87_wdt DL : 0: for ITE IT87xx Environment Control - Low Pin Count Input Output.
Update : 2025-02-17 Size : 5kb Publisher : saoseve
[Other Embeded program] ewed04-A2D DL : 0: This shows how to read the A2D converter and display the * High order parts on the 4 bit LED display. * The pot on the Low Pin Count Demo board varies the voltage * coming in on in A0. * * The A2D is referenced to the same Vdd as the device, which * is nominally is 5V. The A2D returns the ratio of the voltage * on Pin RA0 to 5V. The A2D has a resolution of 10 bits, with 1023 * representing 5V and 0 representing 0V.- This shows how to read the A2D converter and display the * High order parts on the 4 bit LED display. * The pot on the Low Pin Count Demo board varies the voltage * coming in on in A0. * * The A2D is referenced to the same Vdd as the device, which * is nominally is 5V. The A2D returns the ratio of the voltage * on Pin RA0 to 5V. The A2D has a resolution of 10 bits, with 1023 * representing 5V and 0 representing 0V.
Update : 2025-02-17 Size : 17kb Publisher : SPF
[Linux-Unix] it87_wdt DL : 0: Watchdog Timer Driver for ITE IT87xx Environment Control - Low Pin Count Input Output.
Update : 2025-02-17 Size : 6kb Publisher : xiezlnm

« 12 »