Location:
Search - mealy fpga
Search list
Description: mealy 状态机的独热编码源程序，接受么mealy状态机的编写规则。-mealy state machine of one-hot encoding source code, you mealy state machine to accept the preparation of the rules.
Platform: |
Size: 1024 |
Author: liyanjun |
Hits:
Description: FPGA实现序列发生器，用MEALY状态机实现-failed to translate
Platform: |
Size: 745472 |
Author: 葛运升 |
Hits:
Description: MEALY fsm source code in vhdl, implemented on fpga
Platform: |
Size: 328704 |
Author: alyna |
Hits:
Description: 对于FPGA状态机的设计心得
对于FPGA状态机的设计分为两类，分为mealy状态机和Moore状态机，mealy状态机的输出不仅与当前输入有关还与当前状态有关，而Moore状态机的输出仅与当前状态有关。对于状态机描述首先要知道输入，输出，当前状态，下一个状态的基本定义。
对不状态机的设计，首先要有一个初始状态，一般命名为IDLE，其状态一般设定在复位信号到来时。
对于时钟敏感的信号，在其最大的一个时钟周期作为总的状态循环，最下的一个时钟信号最为一个状态指令，一般用于时序图的描述；对于非时钟敏感的信号，对于每一个当前工作状态的判断，一般用于控制的描述。对于时序图的描述，其类似于对于过程的控制，相比于C语言；而对于控制的描述，其类似对于工作对象的描述，相比于C++语言。时序所处理的，是其过程中的每一段进程的判断；控制所处理的，是其对结果和开始的判断。两种状态机所处理的机制不同。
而一般对于时序的描述用Moore状态机，其输出仅与当前状态有关，类似时钟的信号产生仅与当前的所处的状态；而对于控制的描述用mealy状态机。其输出不仅与当前输入有关还与当前状态有关，类似其控制输出的信号。
-For FPGA state machine design experience
For FPGA state machine design is divided into two categories, divided output mealy state machine and Moore state machine, mealy state machine has not only the current state of the input current, whereas the output Moore state machine only with the current status. For the description of the state machine must first know the input, output, current state, the basic definition of a state.
For non-state machine design, the first to have an initial state, generically named IDLE, its status is generally set at the time of the reset signal comes.
Sensitive to the clock signal at its clock period as a maximum of the total circulating state, a clock signal under the most state instruction, a timing chart for describing general for non-sensitive clock signal, for each current working Analyzing the state, generally used to describe control. For the description of the timing diagram, which is similar to the control process, as compared to the C language
Platform: |
Size: 2048 |
Author: 宇龙 |
Hits:
Description: （1） 学习和掌握了解分频电路、通用同步计数器、异步计数器的使用方法；
（2） 理解Moore和Mealy两种状态机的一般编程方法，能够按工程控制需求设计相应的逻辑和时序控制程序。
以开发板上的六盏LED小灯模拟，三盏小灯模拟一个方向的红黄绿交通灯灯，用VHDL语言编程实现红绿交通灯控制程序。
-(1) to learn and master the understanding of frequency division circuit, universal synchronous counter, asynchronous counter to use
(2) to understand Moore and Mealy two state machine of the general programming method, according to engineering control requirements to design the corresponding logic and timing control procedures.
To the development of the six small LED lights on the board simulation, three small lights to simulate a direction of the red, yellow and green traffic lights, using VHDL language programming to achieve red and green traffic light control program.
Platform: |
Size: 64512 |
Author: Cherry_RF |
Hits:
Description: 基于FPGA交通控制器的Mealy状态机实现(Mealy state machine controller based on FPGA traffic)
Platform: |
Size: 265216 |
Author: 9901tzh
|
Hits:
Description: mealy状态机，监测序列，可以检测一个特定的序列(Mealy state machine, monitoring sequence, can detect a specific sequence.)
Platform: |
Size: 470016 |
Author: 沉桦三 |
Hits: