Description: AT29C040在单片机中的应用不仅能使用户快速地实现所需功能，而且电擦除的方式为程序和数据的存储和更新提供了方便，随着闪速存储器器件朝着容量越来越大、工作电压越来越低、支持共同的接口标准的方向发展，闪速存储器硬件接口和软件设计将越来越容易。 -AT29C040 in MCU that the application enables users to quickly achieve the required functions, but also -- in the form of erasure and data storage and update provides a convenient, as Flash memory devices towards increasing capacity, low voltage increasingly support a common interface standard direction, Flash memory interface hardware and software design will become increasingly vulnerable. Platform: |
Size: 783083 |
Author:上面的 |
Hits:
Description: 第一章 8086程序设计
第二章 MCS-51程序设计
第三章 微机基本系统的设计
第四章 存贮器与接口
第五章 并行接口
第六章 计数器、定时器与接口
第七章 显示器与键盘接口
第八章 串行通信及接口
第九章 数模转换器和模数转换器接口-first Chapter 8086 Chapter II program design MCS-51 Chapter III program design basic computer system design the fourth chapter memory interface and parallel interface Chapter 5 Chapter VI counter, timer and Interface Display and Chapter VII of Chapter VIII of the keyboard interface and serial communication interface Chapter IX Digital and analog-digital conversion interfaces Platform: |
Size: 9617308 |
Author:高 |
Hits:
Description: This program configures the external memory interface and CAN to receieve data in a FIFO buffer and store the data in XRAM. Meant to receive data from another CAN device.-This program configures the external memory interface and CAN to receieve data in a FIFO buffer and store the data in XRAM. Meant to receive data from another CAN device. Platform: |
Size: 11312 |
Author:sf |
Hits:
Description: c++时尚编程——进程的内存分布，附有界面的图片-fashion -- the process of distribution of memory, interface with the pictures Platform: |
Size: 45844 |
Author:岳明 |
Hits:
Description: 实现Lzari压缩算法的C++类,提供内存压缩接口.效率比zip稍差一些-Lzari compression algorithm to achieve the category C, providing compression memory interface. Efficiency is less satisfactory than zip Platform: |
Size: 6568 |
Author:阙荣文 |
Hits:
Description: 基于ARM7的开发板的外部存储器接口程序，文件里有程序的详细注释，对与在此基础之上的二次开发非常方便-based on the ARM7 development board external memory interface, document the procedures detailed notes, right and the basis of this second development is very convenient Platform: |
Size: 15561 |
Author:盖萌 |
Hits:
Description: 第一章 8086程序设计
第二章 MCS-51程序设计
第三章 微机基本系统的设计
第四章 存贮器与接口
第五章 并行接口
第六章 计数器、定时器与接口
第七章 显示器与键盘接口
第八章 串行通信及接口
第九章 数模转换器和模数转换器接口-first Chapter 8086 Chapter II program design MCS-51 Chapter III program design basic computer system design the fourth chapter memory interface and parallel interface Chapter 5 Chapter VI counter, timer and Interface Display and Chapter VII of Chapter VIII of the keyboard interface and serial communication interface Chapter IX Digital and analog-digital conversion interfaces Platform: |
Size: 9617408 |
Author:高 |
Hits:
Description: str710X系列32位ARM外部闪存的接口例子，闪存为Nand型Flash。-str710X series of 32-bit ARM external memory interface example, Nand-type flash memory for the Flash. Platform: |
Size: 132096 |
Author:xue |
Hits:
Description: 高速DDR存储器数据接口设计实例.
1. 将文件拷入硬盘
2. 产生DQS模块
3. 产生DQ模块
4. 产生PLL模块
5. 拷贝以上步骤生成的文件到子目录【Project】中
6. 打开子目录【Project】中的DataPath.qpf工程，设计顶层模块
7. 编译并查看编译结果
-High-speed DDR memory interface design data. 1. Copyed into the document hard disk 2. DQS generated module 3. Have a DQ module 4. Have a PLL module 5. Copies of the above steps to generate a document to a subdirectory 【Project】 6. Open the subdirectory 【Project】 DataPath.qpf in engineering, design top-level module 7. compilers to compile the results and see Platform: |
Size: 28672 |
Author:田文军 |
Hits:
Description: This file provides an 8051 external data memory bus interface
for CoolRunner CPLDs. This file contains the state machine to
interface on the 8051 bus as well as the address registers, the address
decode logic, and example control registers, status registers, data input
registers, and data output registers. Interrupt logic is also included.
Note that this code should be modified to meet the requirements of the
system.
-This file provides an 8051 external data memory bus interface
for CoolRunner CPLDs. This file contains the state machine to
interface on the 8051 bus as well as the address registers, the address
decode logic, and example control registers, status registers, data input
registers, and data output registers. Interrupt logic is also included.
Note that this code should be modified to meet the requirements of the
system.
Platform: |
Size: 4096 |
Author:alex |
Hits:
Description: xilinx应用指南xapp260的中文翻译版本。利用 Xilinx FPGA 和存储器接口生成器简化存储器接口。本白皮书讨论各种存储器接口控制器设计所面临的挑战和 Xilinx 的解决方案，同时也说明如何使用 Xilinx软件工具和经过硬件验证的参考设计来为您自己的应用（从低成本的 DDR SDRAM 应用到像 667 Mb/sDDR2 SDRAM 这样的更高性能接口）设计完整的存储器接口解决方案。-The use of Xilinx FPGA and Memory Interface Generator to simplify memory interface. This white paper discusses the various memory interface controller design challenges facing
Warfare and Xilinx solutions, but also explains how to use Xilinx
Software tools and hardware-proven reference designs to be for your own
With (from low-cost DDR SDRAM applications to such as 667 Mb/s
This higher performance DDR2 SDRAM interface) design a complete deposit
Storage device interface solution. Platform: |
Size: 1123328 |
Author:陈阳 |
Hits:
Description: Software to implement interface with NAND Flash chips. Based on S3C2410 chip. It includes software to read NAND flash memory through JTAG interface of the chip using LPT port. (NAND flash interface spec is included) Platform: |
Size: 714752 |
Author:Langust |
Hits:
Description: EMIF是DSP嵌入式系统中重要的外扩接口，往往连接大容量/高速存储器、并行AD/DA、外扩特殊功能芯片，甚至连接FPGA或者ASIC。-EMIF is a DSP embedded system is an important external expansion interface, often connect large-capacity/high-speed memory, parallel AD/DA, outside the extended special function chips, or even connect FPGA ASIC. Platform: |
Size: 57344 |
Author:longdonghuo |
Hits:
Search - memory interface