Description: 本程序对如何使用altera系列芯片片上ram进行实例演示,采用Verilog HDL语言编写,并使用modelsim与quartus联合进行功能仿真。本原码是红色逻辑开发板的试验程序,值得一看。-This procedure of how to use the altera series chip-chip ram for example demonstration, using Verilog HDL language, and using ModelSim and Quartus functional simulation carried out jointly. Primitive code is red logic development board of the pilot program, worth a visit. Platform: |
Size: 180224 |
Author:panyouyu |
Hits:
Description: altera Quartus II modelSim
自動模擬搭配,內有範例。
(含電路)
-altera Quartus II modelSim with automatic simulation, there are examples. (With circuit) Platform: |
Size: 191488 |
Author:陳小龍 |
Hits:
Description: 这一资料详细讲解了如何在quartus中使用modelsim,具有一定的参考价值-This information is detailed account of how to use Quartus modelsim, has a certain reference value Platform: |
Size: 160768 |
Author:weiwei |
Hits:
Description: 至今还没有弄明白为什么要用ModelSim,因为看波形Quartus II自带的工具就可以了-Has yet to find out why to use ModelSim, because the Quartus II Waveform look built-in tools can be a Platform: |
Size: 1610752 |
Author:liuyong |
Hits:
Description: 骏龙提供的最新quartus8.0的license,包括Quartus II 8.0,NIOS II 8.0(在Quartus II的license里面),DSP Builde 8.0,ModelSim-Altera 6.1g (Quartus II 8.0),新Quartus II的license支持远程桌面访问的功能。-Cytech latest quartus8.0 the license, including the Quartus II 8.0, NIOS II 8.0 (in the Quartus II Platform: |
Size: 332800 |
Author:王网 |
Hits:
Description: 本文介绍了一个使用 VHDL 描述计数器的设计、综合、仿真的全过程,作为我这一段
时间自学 FPGA/CPLD 的总结,如果有什么不正确的地方,敬请各位不幸看到这篇文章的
大侠们指正,在此表示感谢。当然,这是一个非常简单的时序逻辑电路实例,主要是详细
描述了一些软件的使用方法。文章中涉及的软件有Synplicity 公司出品的Synplify Pro 7.7.1;
Altera 公司出品的 Quartus II 4.2;Mentor Graphics 公司出品的 ModelSim SE 6.0。 -This article describes a VHDL description of the use of counter design, synthesis, simulation of the entire process, this time as my self-FPGA/CPLD summary, if what has not the right place, please see this article that, unfortunately, the heroes They correct me, wish to express my gratitude. Of course, this is a very simple example of sequential logic circuit is mainly a detailed description of a number of software usage. Article involved in the software company has produced Synplicity Platform: |
Size: 1945600 |
Author:黄鹏曾 |
Hits:
Description: modelsim 的使用具体方法与步骤 以及与Quartus联合仿真-ModelSim the use of specific methods and procedures, as well as a joint simulation with the Quartus Platform: |
Size: 237568 |
Author:王欣欣 |
Hits:
Description: 本文主要描述了如何在QUARTUS II 中输入程序文件,生成网表及标准延时文件,然后通过 MODELSIM进行功能仿真与后仿真的过程,主要为图解,含全部代码及仿真波形。 -This article describes how to enter at QUARTUS II program file, generate netlists and standard delay file, and then through the ModelSim for functional simulation and post-simulation process, mainly for the diagrams, containing all the code and the simulation waveform. Platform: |
Size: 277504 |
Author:朱雯 |
Hits:
Description: Quartus中fft ip core的使用(modelsim 仿真FFT ip core 结合QUARTUS II 联合调试)-Fft ip core in Quartus use (modelsim simulation FFT ip core integration QUARTUS II Joint Commissioning) Platform: |
Size: 299008 |
Author:刘晓彬 |
Hits:
Description: BJ-EPM240V2实验例程以及说明文档实验之十五Quartus II调用ModelSim仿真实例-BJ-EPM240V2 experimental test routines as well as documentation of the Quartus II 15 ModelSim simulation calls Platform: |
Size: 421888 |
Author:王建毅 |
Hits:
Description: 华为FPGA设计流程说明
由于目前所用到的FPGA器件以Altera的为主,所以下面的例子也以Altera为例,工具组合为 modelsim + LeonardoSpectrum/FPGACompilerII + Quartus,但原则和方法对于其他厂家和工具也是基本适用的。-Huawei FPGA design flow as a result of the current devices used to Altera' s FPGA-based, so the following examples to Altera for example, tools for modelsim+ LeonardoSpectrum/FPGACompilerII+ Quartus, but the principles and methods and tools for other manufacturers is also basic application. Platform: |
Size: 31744 |
Author:qinzhan |
Hits:
Description: 仔细讲解了如何在Modelsim中建立Altera的仿真库(Verilog HDL),如何使用Modelsim建立工程以及代码调试中的注意事项。-Carefully explained how to create Altera simulation Modelsim library, how to use Modelsim to establish engineering and debugging the code in the note. Platform: |
Size: 197632 |
Author:nostalgia |
Hits:
Description: 在quartus下的DDS设计,Verilog语言,可以产生正弦波、三角波、方波等,频率可调。-Under the DDS in quartus design, Verilog language, you can produce sine wave, triangle wave, square wave, frequency adjustable. Platform: |
Size: 2632704 |
Author:米多 |
Hits: