Welcome![Sign In][Sign Up]
Location:
Search - multiplier_8bits.vhd

Search list

[VHDL-FPGA-Verilogfifo

Description: 用双端口ram实现异步fifo,采用格雷码,避免产生毛刺。-Using dual-port ram realize asynchronous fifo, the use of Gray code, avoiding the production of burr.
Platform: | Size: 1024 | Author: shili | Hits:

CodeBus www.codebus.net