Welcome![Sign In][Sign Up]
Location:
Search - pattern matching verilog

Search list

[VHDL-FPGA-Verilogmy_kmp_matching

Description: KMP算法的Verilog HDL实现,模式串从模块的外部输入,计算next函数,然后进行KMP匹配。有仿真。环境为Quartus II 8.0 Web Edition。-Verilog HDL implementation KMP algorithm, pattern string from the module' s external input, calculate next function, then KMP matching. A simulation. Environment for the Quartus II 8.0 Web Edition.
Platform: | Size: 1452032 | Author: 曹亚良 | Hits:

CodeBus www.codebus.net