Welcome![Sign In][Sign Up]
Location:
Search - pif interface

Search list

[VHDL-FPGA-Verilogpif2wb_latest.tar

Description: This is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.-This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.
Platform: | Size: 2256896 | Author: Arun | Hits:

CodeBus www.codebus.net