Welcome![Sign In][Sign Up]
Location:
Search - pmatch VH

Search list

[VHDL-FPGA-Verilogcodestream

Description: 设计一个模块,从一个窜行数据流里检测出码流“11100”,这个模块包括reset,clk,datain及输出端pmatch-design a module from a trip data flow channeling Lane detected bitstream "11100", this module includes reset, clk, datain and output pmatch
Platform: | Size: 8192 | Author: 许嘉璐 | Hits:

CodeBus www.codebus.net