Search - psk vhdl dds

[VHDL-FPGA-Verilog] fpga-fpdpsk

Description: FSK/PSK调制顶层文件，正弦波模块，正弦波模块初始化文件，振幅调整及波形选择模块，频率显示值地址产生模块，频率步进键核心模块，弹跳消除电路-FSK/PSK modulation top-level documents, sine-wave modules, module initialization file sine wave, amplitude adjustment and waveform selection module, the frequency of the displayed value address generator module, the frequency of stepping key core modules, bouncing the elimination of circuit
Platform: | Size: 27648 | Author: libing | Hits:

[VHDL-FPGA-Verilog] PSK

Description: 关于PSK调制与解调的VHDL程序及仿真-PSK modulation and demodulation on the VHDL procedures and simulation
Platform: | Size: 72704 | Author: 陈文诚 | Hits:

[Software Engineering] DDS-baseddesignofthesinusoidalsignalgenerator

Description: 本设计采用AT89552单片机，辅以必要的模拟电路，实现了一个基于直接数字频率合成技术(DDS)的正弦谊号发生器。设计中采用DDS芯片AD9850产生频率1KHZ~10MHZ范围内正弦波，采用功放AD811控制输出电压幅度，由单片机AT89S52控制调节步进频率1HZ。在此基础上，用模拟乘法器MC1496实现了正弦调制信号频率为1KHZ的模拟相度调制信号；用FPGA芯片产生二进制NRZ码,与AD9850结合实现相移键控PSK、幅移键控ASK、频移镇键FSK。-AT89552 the single-chip design, supplemented by the necessary analog circuits, based on the realization of a direct digital frequency synthesis (DDS) generator of sinusoidal No. Friends. The design of DDS chip AD9850 produced using 1KHZ ~ 10MHZ frequency range of sine wave, the AD811 control amplifier output voltage range of from single-chip AT89S52-conditioning step frequency control 1HZ. On this basis, the use of analog multiplier MC1496 has sinusoidal frequency modulation signal 1KHZ degree analog phase modulated signal generated by FPGA chip NRZ binary code, combined with the AD9850 to achieve phase shift keying PSK, ASK ASK, frequency Shift key town of FSK.
Platform: | Size: 208896 | Author: 何蓓 | Hits:

[VHDL-FPGA-Verilog] dds_9760_ALL1

Description: DDS频率精确步进100HZ，拔码选择FSK，PSK，FM，ASK功能。-dds base on vhdl
Platform: | Size: 4042752 | Author: 李逵 | Hits:

[VHDL-FPGA-Verilog] dds_9760_OK

Description: ＤＤＳ信号源程序，用ＶＨＤＬ编的。里面可用拨码开关选择相应的功能：ＦＭ，ＡＳＫ，ＰＳＫ，ＡＭ（这一点实现的不是很好），但其它的很好。频率可达２５Ｍ-DDS signal source, for the use of VHDL. DIP switch which can be used to select the appropriate function: FM, ASK, PSK, AM (This is not to achieve good), but other well. Frequency of up to 25M
Platform: | Size: 5096448 | Author: 李逵 | Hits:

[SCM] ask

Description: 用简单的DDS方法产生的波形来调制ASK以及FSK,使其调制更简单-The DDS with a simple way to generate the waveform modulation ASK, PSK, FSK, make it more simple modulation
Platform: | Size: 105472 | Author: JINJIN | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[VHDL-FPGA-Verilog] fpga-fpdpsk

[VHDL-FPGA-Verilog] PSK

[Software Engineering] DDS-baseddesignofthesinusoidalsignalgenerator

[VHDL-FPGA-Verilog] dds_9760_ALL1

[VHDL-FPGA-Verilog] dds_9760_OK

[SCM] ask

[VHDL-FPGA-Verilog] 8psk

[Modem program] ddsmodem

[VHDL-FPGA-Verilog] DDS(fsk-ask-psk)

CodeBus www.codebus.net