Location:
Search - quartus ip
Search list
Description: 是一些quartusII下的IP核,自主开发的。包括有vga,ram等
Platform: |
Size: 4127518 |
Author: liuhongjie |
Hits:
Description: Mentor公司的ModelSim是业界最优秀的HDL语言仿真软件,它能提供友好的仿真环境,是业界唯一的单内核支持VHDL和Verilog混合仿真的仿真器。它采用直接优化的编译技术、Tcl/Tk技术、和单一内核仿真技术,编译仿真速度快,编译的代码与平台无关,便于保护IP核,个性化的图形界面和用户接口,为用户加快调错提供强有力的手段,是FPGA/ASIC设计的首选仿真软件。
Platform: |
Size: 1009119 |
Author: t613@163.com |
Hits:
Description: A率/u率 压缩与解压缩的IP核,。
# 由AHDL语言写成,可在MaxplusII和QuartusII中使用,源代码加密。-A rate/u rate compression and decompression of the IP core,. By AHDL# languages, and the Quartus II MaxplusII use, the source code encryption.
Platform: |
Size: 119808 |
Author: zhangkun |
Hits:
Description: ATA接口的IP核,经过量产的验证,已经在quartus5.1下编译通过了.-ATA interface IP core, after volume production test in quartus5.1 compiler passed.
Platform: |
Size: 510976 |
Author: 李想 |
Hits:
Description: quartus II-sopc builder avalon总线LCD控制IPCORE-quartus II-sopc builder avalon Bus LCD controller IP CORE
Platform: |
Size: 26624 |
Author: 张建 |
Hits:
Description: 通用存储器VHDL代码库,The Free IP Project VHDL Free-FIFO, Quartus standard library.
-generic VHDL code for memory, The Free Project VHDL IP Free-FIFO, Quartus standard library.
Platform: |
Size: 23552 |
Author: Jawen |
Hits:
Description: 在quartusII下用verilog语言自己写的IP核,对FPGA开发初学者有帮助的。-in quartusII verilog using their own language to write the IP core, FPGA development beginners to help.
Platform: |
Size: 51200 |
Author: 刘海 |
Hits:
Description: usb2.0的IP核,可在QuartusII或MaxPlusII环境下实现编译和生成ip核-usb2.0 IP nuclear, QuartusII or the environment under MaxPlusII compile and generate nuclear ip
Platform: |
Size: 181248 |
Author: 刘洋 |
Hits:
Description: 这是一个fft的IP核,安装要求为quartus6.0以上。解压安装后可在quartus里例化使用,元件主要为cyclone和stratix,最大支持1024点的转换。
Platform: |
Size: 8719360 |
Author: 李杰 |
Hits:
Description: SD卡和AIC23数字音频输出实验, FreeDev Audio Dsp Board采用了TI公司的TVL320AIC23
1、控制接口使用I2C,Quartus中将CS置低(器件地址0011010)。 2、数字音频接口使用了组件FreeDev_aic23,有三种测试和应用
模式,中断结合DMA方式能在NIOS II中采集和发送数据。中断信号 产生于模块中FIFO缓冲区的半满信号,读取数据端口自动清除中断
请求信号。 3、I2C IP 和FreeDev_aic23 IP分别在Quartus 工程目录中 4、SD卡读写通过SD_DAT0、SD_CLK、SD_CMD三个PIO信号线用软件 控制时序。 5、该范例读SD卡数据,通过DMA将Buffer数据送到FreeDev_aic23的
FIFO中实现数据播放。 6、SD卡中的数据必须是以48K*16bit保存的采样数据。数据可以通过SD读卡器写入。
Platform: |
Size: 13312 |
Author: HuFengzhang |
Hits:
Description: Quartus中fft ip core的使用(modelsim 仿真FFT ip core 结合QUARTUS II 联合调试)-Fft ip core in Quartus use (modelsim simulation FFT ip core integration QUARTUS II Joint Commissioning)
Platform: |
Size: 299008 |
Author: 刘晓彬 |
Hits:
Description: Quartus中fft ip core的使用.txt-Fft ip core in Quartus use. Txt
Platform: |
Size: 3072 |
Author: ziyaajlm |
Hits:
Description: quartus 9.0 中FFT IP核的使用方法附带工程文件和用signaltapII抓到的波形-quartus 9.0 in FFT IP core attached to the use of engineering documents and the use of captured waveform signaltapII
Platform: |
Size: 13032448 |
Author: hewenlong |
Hits:
Description: Quartus中fft ip core的使用-Quartus in the use of fft ip core
Platform: |
Size: 449536 |
Author: mikecool |
Hits:
Description: I2C IP for Quartus V9.0, can used in SOPC builder.
Platform: |
Size: 12288 |
Author: homeuser |
Hits:
Description: I2C IP for Quartus V9.0 sp1, can used in SOPC builder.-I2C IP for Quartus V9.0, can used in SOPC builder.
Platform: |
Size: 12288 |
Author: homeuser |
Hits:
Description: I2C IP for Quartus V9.0 sp2, can used in SOPC builder.
Platform: |
Size: 3072 |
Author: homeuser |
Hits:
Description: I2C IP for Quartus V9.0 sp2, can used in SOPC builder.
Platform: |
Size: 3072 |
Author: homeuser |
Hits:
Description: 关于IP核的应用的说明 很好的参考手册 不要错过-IP core applications on the instructions not to miss a good reference manual
Platform: |
Size: 681984 |
Author: 胡正刚 |
Hits:
Description: Quartus IP核的使用方法和处理方法,里面介绍的很详细讲的是IP核的的设计方法。-Quartus IP core using the method and approach, which describes in great detail about the IP core design approach.
Platform: |
Size: 681984 |
Author: lanqiqing |
Hits: