Welcome![Sign In][Sign Up]
Location:
Search - quartusII blo

Search list

[VHDL-FPGA-Verilogdds_test

Description: 使用图形编辑法(block模式)编写的全套DDS部分,应用于FPGA,开发环境为QuartusII。形象直观,用户可以直接生成代码另行应用-The use of graphic editing method (block mode) part of the preparation of the full range of DDS used in FPGA, the development environment QuartusII. Visual image, the user can be directly applied to generate code
Platform: | Size: 4131840 | Author: wanghaosen | Hits:

CodeBus www.codebus.net