CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Search - reed solomon code in vhdl
Main Category
SourceCode
Documents
Books
WEB Code
Develop Tools
Other resource
Search - reed solomon code in vhdl - List
[
Windows Develop
]
MC-ACT-RSENC_DS
DL : 0
MemecCoreReed-Solomon coding is a method of forward error correction in the form of block coding. Block coding consists of calculating a number of parity symbols over a number of message symbols. The parity symbols are appended to the end of the message symbols forming a codeword. Reed-Solomon coding is described in the form RS(n,k), where k is the number of message symbols in each block and n is the total number of symbols in the codeword. The value t defines the number of symbols that can be corrected by the Reed-Solomon code, where t=(n-k)/2 and the number of parity symbols is equal to 2t.
Date
: 2025-07-01
Size
: 93kb
User
:
张波
[
Software Engineering
]
rsenc
DL : 0
this the code for reed solomon encoder of type 7,3. this is the main module program.-this is the code for reed solomon encoder of type 7,3. this is the main module program.
Date
: 2025-07-01
Size
: 1kb
User
:
alok
[
Other systems
]
reed
DL : 0
this the completedocumentation and code about reed solomon logic implemented on fpga in verilog.-this is the completedocumentation and code about reed solomon logic implemented on fpga in verilog.
Date
: 2025-07-01
Size
: 1.79mb
User
:
kamranmu
[
VHDL-FPGA-Verilog
]
RS_decoder
DL : 0
Reed solomon decoder based on table-lookup method VHDL code
Date
: 2025-07-01
Size
: 4kb
User
:
shahifaqeer
[
Program doc
]
RS3123
DL : 0
Reed- So lomon (RS) 码是一种重要的纠错码, 它对随机性和突发性错误有极强的纠错能力, 广泛应用于 数字视频广播(DVB) 系统和其它数字通信领域。给出了一种GF (25) 域上的RS (31, 23) 编码器的实现算法, 介绍 了用现场可编程门阵列(FPGA ) 实现RS 编码器的原理和过程, 并给出了实现电路及其仿真的输出波形。-Reed-So lomon (RS) code is an important error-correcting code, its random and unexpected error has a strong error correction capabilities, widely used in digital video broadcasting (DVB) systems and other digital communications. Gives a GF (25) Domains RS (31, 23) algorithm of the encoder is introduced with a Field Programmable Gate Array (FPGA) RS encoder to achieve the principles and processes, and providing a circuit and simulation of the output waveform.
Date
: 2025-07-01
Size
: 352kb
User
:
王彬
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.