Description: 序列检测器设计的思路大多都是用FSM来实现的,此思路是通过移位寄存器来实现序列检测-Sequence detector design ideas are often used to achieve the FSM, the idea is to achieve through the shift register sequence detection Platform: |
Size: 30720 |
Author:lsp |
Hits:
Description: Sequence detector design ideas are often used to achieve the FSM, the idea is to achieve through the shift register sequence detection Platform: |
Size: 31744 |
Author:jimmy sia |
Hits:
Description: verilog hdl code
fsm sequence detector using case ,,
an FSM that recognizes two specific sequences of applied input symbols, namely four consecutive 1s or four consecutive 0s. There is an input w and an output z. Whenever w = 1 or w = 0 for four consecutive clock pulses the value of z has to be 1 otherwise, z = 0. Overlapping sequences are allowed, so that if w = 1 for five consecutive clock pulses the output z will be equal to 1 after the fourth and fifth pulses.
-verilog hdl code
fsm sequence detector using case ,,
an FSM that recognizes two specific sequences of applied input symbols, namely four consecutive 1s or four consecutive 0s. There is an input w and an output z. Whenever w = 1 or w = 0 for four consecutive clock pulses the value of z has to be 1 otherwise, z = 0. Overlapping sequences are allowed, so that if w = 1 for five consecutive clock pulses the output z will be equal to 1 after the fourth and fifth pulses.
Platform: |
Size: 753664 |
Author:shimaa |
Hits:
Description: 序列检测器,采用移位寄存器实现,检测特定序列“101011”-Sequence detector using a shift register implementation, detection of a specific sequence 101011 Platform: |
Size: 1024 |
Author:赵健 |
Hits: