Location:
Search - smartSOPC
Search list
Description: 周立功出的smartsopc开发件中模数转换 adc5540模块,自己写的avalonIP核,已经用于工程中
Platform: |
Size: 4451 |
Author: 张敏 |
Hits:
Description: sopc开发板标准NIOSII模块,用于EP1C6Q240C8芯片(FPGA)-SOPC development board NIOSII standard module for EP1C6Q240C8 chip (FPGA)
Platform: |
Size: 645120 |
Author: 石林 |
Hits:
Description: 周立功出的smartsopc开发件中模数转换 adc5540模块,自己写的avalonIP核,已经用于工程中-Ligong smartsopc weeks out of the development of cases adc5540 analog-digital conversion module, wrote it myself avalonIP nuclear, has been used for projects
Platform: |
Size: 4096 |
Author: 张敏 |
Hits:
Description: smartSOPC NIOS IP core,周立功FPGA实验箱IP核-smartSOPC NIOS IP core, Zhou Ligong FPGA experimental box IP core
Platform: |
Size: 507904 |
Author: 张一 |
Hits:
Description: smartsopc 代码 资料 一看就知道不多说了恩,很好很强大-smartsopc code information is not much to see that the ex said, a good strong
Platform: |
Size: 19133440 |
Author: 邱浩淼 |
Hits:
Description: 周立功《SOPC 嵌入式系统基础教程》ppt,这份ppt文件是最完整的。-ZLG " SOPC-based embedded system tutorial" ppt, the ppt file is the most complete.
Platform: |
Size: 9572352 |
Author: 林一 |
Hits:
Description: SmartSOPC 1c6 芯片标准软核-SmartSOPC_standard_1c6
Platform: |
Size: 854016 |
Author: 程畏 |
Hits:
Description: Altera外围设备手册(SmartSOPC初学者适用)-Altera_Embedded_Peripherals_Handbook
Platform: |
Size: 778240 |
Author: 程畏 |
Hits:
Description: 利用QuartusII7.0、MATLAB以及SmartSOPC实验系统进行多功能数字钟的设计是本次试验的主要内容。该数字中需包含的功能主要有:分频、校时校分、清零、动态显示、整点报时、闹钟闹铃、秒表以及24小时制和12小时制的转换等。-QuartusII7.0, MATLAB, and SmartSOPC experimental system for the design of multi-function digital clock is the main content of the trial. The figure is included in the functions needed are: sub-band, school, when school hours, resetting, dynamic display, the whole point timekeeping, alarm clock alarm, stopwatch and 24-hour system and 12-hour system conversion.
Platform: |
Size: 254976 |
Author: shimaomao |
Hits:
Description: 这是与单片机相关联的51C的应用,与C语言有关-It is 51C
Platform: |
Size: 759808 |
Author: 李毅 |
Hits:
Description: 本设计选用 ALTERA 公司的 EP1C12Q240C8 芯片,利用 VHDL 语言采用自
顶向下的方法在 Quartus Ⅱ环境下完成了数字钟的设计,最后在实验箱上进行测
试。该数字钟包含的功能有计时、显示星期、校时校分、清零、整点报时、音乐
闹铃。-The design uses the silicon chip EP1C12Q240C8 produced by the company of
ALTERA. And with the help of VHDL, the design of a digital clock is completed
using the top-down approach under Quartus Ⅱ, finally carried out in the SmartSOPC.
Functions of the digital clock are: timer, showing day, setting time, resetting, Chime
on every hour, and alarm with music.
Platform: |
Size: 231424 |
Author: 费孝海 |
Hits: