Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - synopsys tutorial

Search list

[Other] sysdczw

Description: synopsys DC中文教程（ppt）-synopsys DC Chinese Tutorial (ppt)
Platform: | Size: 796672 | Author: | Hits:

[VHDL-FPGA-Verilog] ASIC_Design_Flow_Tutorial_with_synopsys

Description: Tutorial from VCS to IC Compiler for ASIC design using synopsys tool. .
Platform: | Size: 4128768 | Author: Kang | Hits:

[Other] Saber

Description: saber入门的中文教程哦 ，对大家会很有帮助的，大家一定要下哦 -Getting Started Tutorial in Chinese saber Oh, would be helpful to everyone, and we must make Oh
Platform: | Size: 1181696 | Author: 陶克艳 | Hits:

[Software Engineering] ASIC-Design-Flow-Tutorial

Description: 利用synopsys作ASIC设计的流程，国外资料，对于ASIC数字设计者来说非常有帮助。-ASIC Design Flow Tutorial
Platform: | Size: 4018176 | Author: 田皓 | Hits:

[Industry research] tutorial_asic_v12_1

Description: tutorial_asic_v12_1 Digital Design Flow Tutorial for EDA Tools: Synopsys Design Compiler Mentor Modelsim Cadence SOC Encounter
Platform: | Size: 1600512 | Author: yosso | Hits:

[Other] lab2_synopsys_dc

Description: ECE 128 – Synopsys Tutorial: Using the Design Compiler Objectives:  Synthesize a “structural” 1-bit full adder using the Synopsys Design Compiler  Synthesize a “behavioral” 1-bit full adder using the Synopsys Design Compiler  Synthesize both full adders using the AMI .5 library using the OSU Standardized Cells-ECE 128 – Synopsys Tutorial: Using the Design Compiler Objectives:  Synthesize a “structural” 1-bit full adder using the Synopsys Design Compiler  Synthesize a “behavioral” 1-bit full adder using the Synopsys Design Compiler  Synthesize both full adders using the AMI .5 library using the OSU Standardized Cells
Platform: | Size: 646144 | Author: yosso | Hits:

[Other] ASIC-Design-Flow-Tutorial_2

Description: ASIC Design Flow Tutorial Using Synopsys Tools
Platform: | Size: 3302400 | Author: Khô i | Hits:

[Other] Synaptics-Design-Studio-5-training

Description: 新思调试工具教程，比较详细，可以学习学习。-Synopsys debugging tool tutorial, in more detail, we can learn him.
Platform: | Size: 4835328 | Author: 吉豪 | Hits:

[VHDL-FPGA-Verilog] DC Synopsys Workshop

Description: Design Compiler 工作台教程文档 操作手册(Design Compiler Workshop Tutorial Document Operation Manual)
Platform: | Size: 12793856 | Author: awaaaaaaay | Hits:

CodeBus www.codebus.net