Description: -- Booth Multiplier
-- This file contains all the entity-architectures for a complete
-- k-bit x k-bit Booth multiplier.
-- the design makes use of the new shift operators available in the VHDL-93 std
-- this design passes the Synplify synthesis check
-- download from: www.fpga.com.cn & www.pld.com.cn--- Booth Multiplier -- This file contains a ll the entity-architectures for a complete -- k - bit x k-bit Booth multiplier. -- the design mak es use of the new shift operators available in th e VHDL-93 std -- this design passes the Synplify synthesis check -- download from : www.fpga.com.cn Platform: |
Size: 1833 |
Author:罗兰 |
Hits:
Description: 波形发生器,带TESTBENCH,
多平台
-- the design makes use of the new shift operators available in the VHDL-93 std
-- this design passes the Synplify synthesis check
-- download from: www.fpga.com.cn & www.pld.com.cn
-waveform generator, with TESTBENCH. Multi-platform -- the design makes use of the new shift opera tors available in the VHDL-93 std -- this design passes the Synplify synthesis check -- downloa d from : www.fpga.com.cn Platform: |
Size: 1184 |
Author:罗兰 |
Hits:
Description: -- Booth Multiplier
-- This file contains all the entity-architectures for a complete
-- k-bit x k-bit Booth multiplier.
-- the design makes use of the new shift operators available in the VHDL-93 std
-- this design passes the Synplify synthesis check --- Booth Multiplier -- This file contains a ll the entity-architectures for a complete -- k - bit x k-bit Booth multiplier. -- the design mak es use of the new shift operators available in th e VHDL-93 std -- this design passes the Synplify synthesis check Platform: |
Size: 1791 |
Author:leanne |
Hits:
Description: -- Booth Multiplier
-- This file contains all the entity-architectures for a complete
-- k-bit x k-bit Booth multiplier.
-- the design makes use of the new shift operators available in the VHDL-93 std
-- this design passes the Synplify synthesis check
-- download from: www.fpga.com.cn & www.pld.com.cn--- Booth Multiplier-- This file contains a ll the entity-architectures for a complete-- k- bit x k-bit Booth multiplier.-- the design mak es use of the new shift operators available in th e VHDL-93 std-- this design passes the Synplify synthesis check-- download from : www.fpga.com.cn Platform: |
Size: 2048 |
Author:罗兰 |
Hits:
Description: 波形发生器,带TESTBENCH,
多平台
-- the design makes use of the new shift operators available in the VHDL-93 std
-- this design passes the Synplify synthesis check
-- download from: www.fpga.com.cn & www.pld.com.cn
-waveform generator, with TESTBENCH. Multi-platform-- the design makes use of the new shift opera tors available in the VHDL-93 std-- this design passes the Synplify synthesis check-- downloa d from : www.fpga.com.cn Platform: |
Size: 1024 |
Author:罗兰 |
Hits:
Description: -- Booth Multiplier
-- This file contains all the entity-architectures for a complete
-- k-bit x k-bit Booth multiplier.
-- the design makes use of the new shift operators available in the VHDL-93 std
-- this design passes the Synplify synthesis check --- Booth Multiplier-- This file contains a ll the entity-architectures for a complete-- k- bit x k-bit Booth multiplier.-- the design mak es use of the new shift operators available in th e VHDL-93 std-- this design passes the Synplify synthesis check Platform: |
Size: 1024 |
Author:leanne |
Hits:
Description: 介绍Synplify综合工具的使用教程,是中文的哦!-Introduce the use of synthesis tools Synplify Tutorial, is Chinese in Oh! Platform: |
Size: 1519616 |
Author:cncexo |
Hits:
Description: A Relatively Simple RISC CPU 设计源码并附详细的说明文档。可以ModelSim进行仿真,并可以用synplify进行综合。-A Relatively Simple RISC CPU design source with detailed documentation. ModelSim simulation can be carried out, and they can Synplify synthesis. Platform: |
Size: 224256 |
Author:hulin |
Hits:
Description: 本文介绍了一个使用 VHDL 描述计数器的设计、综合、仿真的全过程,作为我这一段
时间自学 FPGA/CPLD 的总结,如果有什么不正确的地方,敬请各位不幸看到这篇文章的
大侠们指正,在此表示感谢。当然,这是一个非常简单的时序逻辑电路实例,主要是详细
描述了一些软件的使用方法。文章中涉及的软件有Synplicity 公司出品的Synplify Pro 7.7.1;
Altera 公司出品的 Quartus II 4.2;Mentor Graphics 公司出品的 ModelSim SE 6.0。 -This article describes a VHDL description of the use of counter design, synthesis, simulation of the entire process, this time as my self-FPGA/CPLD summary, if what has not the right place, please see this article that, unfortunately, the heroes They correct me, wish to express my gratitude. Of course, this is a very simple example of sequential logic circuit is mainly a detailed description of a number of software usage. Article involved in the software company has produced Synplicity Platform: |
Size: 1945600 |
Author:黄鹏曾 |
Hits:
Description: fpga综合工具比较,三种综合工具,包括synplify,dc等-fpga synthesis tool compared with three integrated tools, including synplify, dc Platform: |
Size: 39936 |
Author:王智勇 |
Hits: