Search - verilog JPEG

Search - verilog JPEG - List

[mpeg mp3] video_compression_systems DL : 0: 根据jpeg标准用verilog语言编写的视频编码器，此编码器可作为一个通用IP使用，完成数字音频/视频的编解码功能-under jpeg standards with the Verilog language video encoder, this encoder can be used as a common IP use, complete digital audio/video codec
Update : 2025-02-17 Size : 217kb Publisher :
[VHDL-FPGA-Verilog] verilog_jpeg DL : 0: 用verilog 描写应用于数字图像压缩系统--jpeg 有测试文档-using Verilog description applied to digital image compression system-- a test jpeg files
Update : 2025-02-17 Size : 9kb Publisher : 周信均
[Compress-Decompress algrithms] jpeg_encoder DL : 0: 完整的jpeg encoder verilog code,DCT部分採用1991 IEEE transection paper,利用skew circular convolution來實現精簡電路-complete jpeg encoder Verilog code, DCT is partly based on the IEEE 1991 transection paper, using skew circular convolutions to achieve streamlining circuit
Update : 2025-02-17 Size : 25kb Publisher : 李寧
[Special Effects] djpeg_vlsi DL : 0: jpeg解码电路，是verilog编写的，可以综合，很有实用价值。-jpeg decoder circuit, is prepared verilog, synthesis, very practical value.
Update : 2025-02-17 Size : 177kb Publisher : blueli
[Compress-Decompress algrithms] 601792346200732319490634862 DL : 0: jpeg压缩中的DCT蝶型算法verilog代码-jpeg DCT compression algorithm verilog code BUTTERFLY
Update : 2025-02-17 Size : 5kb Publisher : wuguanying
[Special Effects] DCTofJPEG DL : 0: 用verilog代码写的JPEG压缩核心模块DCT变换之蝶形单元算法-verilog code written using JPEG compression core module DCT's butterfly modules algorithm
Update : 2025-02-17 Size : 1kb Publisher : 叶人杰
[Other] JPEG2000StandardPart1 DL : 0: JPEG 2000 FINAL COMMITTEE DRAFT VERSION 1.0, 16 MARCH 2000
Update : 2025-02-17 Size : 1.43mb Publisher : 郭顺利
[2D Graphic] jpeg_v DL : 0: JPEG的Verilog源代码，很有参考价值-JPEG of the Verilog source code, useful reference
Update : 2025-02-17 Size : 217kb Publisher : 张伟
[Other Embeded program] fpga-jpeg-verilog DL : 0: fpga-jpeg-verilog在fpga平台使用verilog语言进行jpeg算法实现-fpga-jpeg-verilog FPGA platform used in the Verilog language Algorithm jpeg
Update : 2025-02-17 Size : 102kb Publisher : yang
[VHDL-FPGA-Verilog] djpeg.tar DL : 0: jpeg格式到bmp格式的硬件实现，verilog开发，fpga 实现。-jpeg format to bmp format hardware realize, verilog development, fpga realize.
Update : 2025-02-17 Size : 178kb Publisher : 枫叶鹏
[VHDL-FPGA-Verilog] DCT_1D DL : 0: 一维DCT变换的verilog源码，可用于JPEG算法优化的参考。程序中用到的算法称为“扭卷积”，可参考相关IEEE paper-One-dimensional DCT transform Verilog source code can be used to optimize the JPEG algorithm reference. Procedures used in the algorithm known as the
Update : 2025-02-17 Size : 53kb Publisher : 楚天
[ARM-PowerPC-ColdFire-MIPS] jpeg_verilog DL : 0: JPEG 的解码器，没测试过，手里没有合适的平台-JPEG decoder, not tested, the hands of no suitable platform
Update : 2025-02-17 Size : 79kb Publisher : youjia
[Picture Viewer] JPEG_Encode_verilog DL : 0: Verilog源代码，用来实现JPEG的编码-Verilog source code, used for JPEG encoding
Update : 2025-02-17 Size : 102kb Publisher : jiang
[VHDL-FPGA-Verilog] fpga-jpeg DL : 0: jepg verilog example
Update : 2025-02-17 Size : 101kb Publisher : 展望
[VHDL-FPGA-Verilog] jpeg DL : 0: JPEG标准下图象压缩的VHDL实现工程，包含文档，原代码及测试代码-JPEG image compression standard of VHDL realization of the project, including documentation, source code and test code
Update : 2025-02-17 Size : 1.41mb Publisher : 王刚
[Special Effects] JPEGDecoder DL : 0: JPEG解码器的硬件语言描述，主要的描述语言是verilog,用硬件结构实现了解码功能。-JPEG decoder hardware description language, the main language is described in verilog, with hardware structure realize the decoding capabilities.
Update : 2025-02-17 Size : 195kb Publisher : liusu
[Other] jpeg DL : 0: JPEG encoder in Verilog
Update : 2025-02-17 Size : 41kb Publisher : megkel
[VHDL-FPGA-Verilog] Mars_EP1C6F_Fundermental_demo(Verilog) DL : 0: FPGA开发板配套Verilog HDL代码。芯片为Mars EP1C6F。是基础实验的源码。包括加法器、减法器、乘法器、多路选择器等。-FPGA development board supporting Verilog HDL code. Chips for the Mars EP1C6F. Are the basic source experiment. Including the adder, subtraction, and multiplier, such as MUX.
Update : 2025-02-17 Size : 1.19mb Publisher : chenlu
[VHDL-FPGA-Verilog] VERILOG-jpeg DL : 0: 用Verilog语言在FPGA上实现JPEG图片的解码，附带testbench-With the Verilog language in the FPGA to achieve JPEG image decoding, with testbench
Update : 2025-02-17 Size : 101kb Publisher : ken
[VHDL-FPGA-Verilog] JPEG DL : 0: JPEG解码(Verilog)源码，详细，高效。-JPEG decoding (Verilog)
Update : 2025-02-17 Size : 184kb Publisher : 杨航

« 12 3 4 5 6 »